------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
-- --
|
-- --
|
-- Copyright (c) 2009-2018 Tobias Gubener --
|
-- Copyright (c) 2009-2019 Tobias Gubener --
|
-- Subdesign fAMpIGA by TobiFlex --
|
|
-- Patches by MikeJ, Till Harbaum, Rok Krajnk, ... --
|
-- Patches by MikeJ, Till Harbaum, Rok Krajnk, ... --
|
|
-- Subdesign fAMpIGA by TobiFlex --
|
-- --
|
-- --
|
-- This source file is free software: you can redistribute it and/or modify --
|
-- This source file is free software: you can redistribute it and/or modify --
|
-- it under the terms of the GNU Lesser General Public License as published --
|
-- it under the terms of the GNU Lesser General Public License as published --
|
-- by the Free Software Foundation, either version 3 of the License, or --
|
-- by the Free Software Foundation, either version 3 of the License, or --
|
-- (at your option) any later version. --
|
-- (at your option) any later version. --
|
-- --
|
-- --
|
-- This source file is distributed in the hope that it will be useful, --
|
-- This source file is distributed in the hope that it will be useful, --
|
-- but WITHOUT ANY WARRANTY; without even the implied warranty of --
|
-- but WITHOUT ANY WARRANTY; without even the implied warranty of --
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the --
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the --
|
-- GNU General Public License for more details. --
|
-- GNU General Public License for more details. --
|
-- --
|
-- --
|
-- You should have received a copy of the GNU General Public License --
|
-- You should have received a copy of the GNU General Public License --
|
-- along with this program. If not, see <http://www.gnu.org/licenses/>. --
|
-- along with this program. If not, see <http://www.gnu.org/licenses/>. --
|
-- --
|
-- --
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
|
|
library ieee;
|
library ieee;
|
use ieee.std_logic_1164.all;
|
use ieee.std_logic_1164.all;
|
use ieee.std_logic_unsigned.all;
|
use ieee.std_logic_unsigned.all;
|
use IEEE.numeric_std.all;
|
use IEEE.numeric_std.all;
|
use work.TG68K_Pack.all;
|
use work.TG68K_Pack.all;
|
|
|
entity TG68K_ALU is
|
entity TG68K_ALU is
|
generic(
|
generic(
|
MUL_Mode : integer; --0=>16Bit, 1=>32Bit, 2=>switchable with CPU(1), 3=>no MUL,
|
MUL_Mode : integer; --0=>16Bit, 1=>32Bit, 2=>switchable with CPU(1), 3=>no MUL,
|
MUL_Hardware : integer; --0=>no, 1=>yes,
|
MUL_Hardware : integer; --0=>no, 1=>yes,
|
DIV_Mode : integer; --0=>16Bit, 1=>32Bit, 2=>switchable with CPU(1), 3=>no DIV,
|
DIV_Mode : integer; --0=>16Bit, 1=>32Bit, 2=>switchable with CPU(1), 3=>no DIV,
|
BarrelShifter :integer --0=>no, 1=>yes, 2=>switchable with CPU(1)
|
BarrelShifter :integer --0=>no, 1=>yes, 2=>switchable with CPU(1)
|
);
|
);
|
port(clk : in std_logic;
|
port(clk : in std_logic;
|
Reset : in std_logic;
|
Reset : in std_logic;
|
clkena_lw : in std_logic:='1';
|
clkena_lw : in std_logic:='1';
|
execOPC : in bit;
|
execOPC : in bit;
|
decodeOPC : in bit;
|
decodeOPC : in bit;
|
exe_condition : in std_logic;
|
exe_condition : in std_logic;
|
exec_tas : in std_logic;
|
exec_tas : in std_logic;
|
long_start : in bit;
|
long_start : in bit;
|
non_aligned : in std_logic;
|
non_aligned : in std_logic;
|
movem_presub : in bit;
|
movem_presub : in bit;
|
set_stop : in bit;
|
set_stop : in bit;
|
Z_error : in bit;
|
Z_error : in bit;
|
rot_bits : in std_logic_vector(1 downto 0);
|
rot_bits : in std_logic_vector(1 downto 0);
|
exec : in bit_vector(lastOpcBit downto 0);
|
exec : in bit_vector(lastOpcBit downto 0);
|
OP1out : in std_logic_vector(31 downto 0);
|
OP1out : in std_logic_vector(31 downto 0);
|
OP2out : in std_logic_vector(31 downto 0);
|
OP2out : in std_logic_vector(31 downto 0);
|
reg_QA : in std_logic_vector(31 downto 0);
|
reg_QA : in std_logic_vector(31 downto 0);
|
reg_QB : in std_logic_vector(31 downto 0);
|
reg_QB : in std_logic_vector(31 downto 0);
|
opcode : in std_logic_vector(15 downto 0);
|
opcode : in std_logic_vector(15 downto 0);
|
-- datatype : in std_logic_vector(1 downto 0);
|
-- datatype : in std_logic_vector(1 downto 0);
|
exe_opcode : in std_logic_vector(15 downto 0);
|
exe_opcode : in std_logic_vector(15 downto 0);
|
exe_datatype : in std_logic_vector(1 downto 0);
|
exe_datatype : in std_logic_vector(1 downto 0);
|
sndOPC : in std_logic_vector(15 downto 0);
|
sndOPC : in std_logic_vector(15 downto 0);
|
last_data_read : in std_logic_vector(15 downto 0);
|
last_data_read : in std_logic_vector(15 downto 0);
|
data_read : in std_logic_vector(15 downto 0);
|
data_read : in std_logic_vector(15 downto 0);
|
FlagsSR : in std_logic_vector(7 downto 0);
|
FlagsSR : in std_logic_vector(7 downto 0);
|
micro_state : in micro_states;
|
micro_state : in micro_states;
|
bf_ext_in : in std_logic_vector(7 downto 0);
|
bf_ext_in : in std_logic_vector(7 downto 0);
|
bf_ext_out : out std_logic_vector(7 downto 0);
|
bf_ext_out : out std_logic_vector(7 downto 0);
|
bf_shift : in std_logic_vector(5 downto 0);
|
bf_shift : in std_logic_vector(5 downto 0);
|
bf_width : in std_logic_vector(5 downto 0);
|
bf_width : in std_logic_vector(5 downto 0);
|
bf_ffo_offset : in std_logic_vector(31 downto 0);
|
bf_ffo_offset : in std_logic_vector(31 downto 0);
|
bf_loffset : in std_logic_vector(4 downto 0);
|
bf_loffset : in std_logic_vector(4 downto 0);
|
|
|
set_V_Flag : buffer bit;
|
set_V_Flag : buffer bit;
|
Flags : buffer std_logic_vector(7 downto 0);
|
Flags : buffer std_logic_vector(7 downto 0);
|
c_out : buffer std_logic_vector(2 downto 0);
|
c_out : buffer std_logic_vector(2 downto 0);
|
addsub_q : buffer std_logic_vector(31 downto 0);
|
addsub_q : buffer std_logic_vector(31 downto 0);
|
ALUout : out std_logic_vector(31 downto 0)
|
ALUout : out std_logic_vector(31 downto 0)
|
);
|
);
|
end TG68K_ALU;
|
end TG68K_ALU;
|
|
|
architecture logic of TG68K_ALU is
|
architecture logic of TG68K_ALU is
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
-- ALU and more
|
-- ALU and more
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
signal OP1in : std_logic_vector(31 downto 0);
|
signal OP1in : std_logic_vector(31 downto 0);
|
signal addsub_a : std_logic_vector(31 downto 0);
|
signal addsub_a : std_logic_vector(31 downto 0);
|
signal addsub_b : std_logic_vector(31 downto 0);
|
signal addsub_b : std_logic_vector(31 downto 0);
|
signal notaddsub_b : std_logic_vector(33 downto 0);
|
signal notaddsub_b : std_logic_vector(33 downto 0);
|
signal add_result : std_logic_vector(33 downto 0);
|
signal add_result : std_logic_vector(33 downto 0);
|
signal addsub_ofl : std_logic_vector(2 downto 0);
|
signal addsub_ofl : std_logic_vector(2 downto 0);
|
signal opaddsub : bit;
|
signal opaddsub : bit;
|
signal c_in : std_logic_vector(3 downto 0);
|
signal c_in : std_logic_vector(3 downto 0);
|
signal flag_z : std_logic_vector(2 downto 0);
|
signal flag_z : std_logic_vector(2 downto 0);
|
signal set_Flags : std_logic_vector(3 downto 0); --NZVC
|
signal set_Flags : std_logic_vector(3 downto 0); --NZVC
|
signal CCRin : std_logic_vector(7 downto 0);
|
signal CCRin : std_logic_vector(7 downto 0);
|
|
|
--BCD
|
--BCD
|
signal bcd_pur : std_logic_vector(9 downto 0);
|
signal bcd_pur : std_logic_vector(9 downto 0);
|
signal bcd_kor : std_logic_vector(8 downto 0);
|
signal bcd_kor : std_logic_vector(8 downto 0);
|
signal halve_carry : std_logic;
|
signal halve_carry : std_logic;
|
signal Vflag_a : std_logic;
|
signal Vflag_a : std_logic;
|
signal bcd_a_carry : std_logic;
|
signal bcd_a_carry : std_logic;
|
signal bcd_a : std_logic_vector(8 downto 0);
|
signal bcd_a : std_logic_vector(8 downto 0);
|
signal result_mulu : std_logic_vector(127 downto 0);
|
signal result_mulu : std_logic_vector(127 downto 0);
|
signal result_div : std_logic_vector(63 downto 0);
|
signal result_div : std_logic_vector(63 downto 0);
|
signal set_mV_Flag : std_logic;
|
signal set_mV_Flag : std_logic;
|
signal V_Flag : bit;
|
signal V_Flag : bit;
|
|
|
signal rot_rot : std_logic;
|
signal rot_rot : std_logic;
|
signal rot_lsb : std_logic;
|
signal rot_lsb : std_logic;
|
signal rot_msb : std_logic;
|
signal rot_msb : std_logic;
|
signal rot_X : std_logic;
|
signal rot_X : std_logic;
|
signal rot_C : std_logic;
|
signal rot_C : std_logic;
|
signal rot_out : std_logic_vector(31 downto 0);
|
signal rot_out : std_logic_vector(31 downto 0);
|
signal asl_VFlag : std_logic;
|
signal asl_VFlag : std_logic;
|
signal bit_bits : std_logic_vector(1 downto 0);
|
signal bit_bits : std_logic_vector(1 downto 0);
|
signal bit_number : std_logic_vector(4 downto 0);
|
signal bit_number : std_logic_vector(4 downto 0);
|
signal bits_out : std_logic_vector(31 downto 0);
|
signal bits_out : std_logic_vector(31 downto 0);
|
signal one_bit_in : std_logic;
|
signal one_bit_in : std_logic;
|
signal bchg : std_logic;
|
signal bchg : std_logic;
|
signal bset : std_logic;
|
signal bset : std_logic;
|
|
|
signal mulu_sign : std_logic;
|
signal mulu_sign : std_logic;
|
signal mulu_signext : std_logic_vector(16 downto 0);
|
signal mulu_signext : std_logic_vector(16 downto 0);
|
signal muls_msb : std_logic;
|
signal muls_msb : std_logic;
|
signal mulu_reg : std_logic_vector(63 downto 0);
|
signal mulu_reg : std_logic_vector(63 downto 0);
|
signal FAsign : std_logic;
|
signal FAsign : std_logic;
|
signal faktorA : std_logic_vector(31 downto 0);
|
signal faktorA : std_logic_vector(31 downto 0);
|
signal faktorB : std_logic_vector(31 downto 0);
|
signal faktorB : std_logic_vector(31 downto 0);
|
|
|
signal div_reg : std_logic_vector(63 downto 0);
|
signal div_reg : std_logic_vector(63 downto 0);
|
signal div_quot : std_logic_vector(63 downto 0);
|
signal div_quot : std_logic_vector(63 downto 0);
|
signal div_ovl : std_logic;
|
signal div_ovl : std_logic;
|
signal div_neg : std_logic;
|
signal div_neg : std_logic;
|
signal div_bit : std_logic;
|
signal div_bit : std_logic;
|
signal div_sub : std_logic_vector(32 downto 0);
|
signal div_sub : std_logic_vector(32 downto 0);
|
signal div_over : std_logic_vector(32 downto 0);
|
signal div_over : std_logic_vector(32 downto 0);
|
signal nozero : std_logic;
|
signal nozero : std_logic;
|
signal div_qsign : std_logic;
|
signal div_qsign : std_logic;
|
signal divisor : std_logic_vector(63 downto 0);
|
signal divisor : std_logic_vector(63 downto 0);
|
signal divs : std_logic;
|
signal divs : std_logic;
|
signal signedOP : std_logic;
|
signal signedOP : std_logic;
|
signal OP1_sign : std_logic;
|
signal OP1_sign : std_logic;
|
signal OP2_sign : std_logic;
|
signal OP2_sign : std_logic;
|
signal OP2outext : std_logic_vector(15 downto 0);
|
signal OP2outext : std_logic_vector(15 downto 0);
|
|
|
signal in_offset : std_logic_vector(5 downto 0);
|
signal in_offset : std_logic_vector(5 downto 0);
|
signal datareg : std_logic_vector(31 downto 0);
|
signal datareg : std_logic_vector(31 downto 0);
|
signal insert : std_logic_vector(31 downto 0);
|
signal insert : std_logic_vector(31 downto 0);
|
signal bf_datareg : std_logic_vector(31 downto 0);
|
signal bf_datareg : std_logic_vector(31 downto 0);
|
signal result : std_logic_vector(39 downto 0);
|
signal result : std_logic_vector(39 downto 0);
|
signal result_tmp : std_logic_vector(39 downto 0);
|
signal result_tmp : std_logic_vector(39 downto 0);
|
signal unshifted_bitmask : std_logic_vector(31 downto 0);
|
signal unshifted_bitmask : std_logic_vector(31 downto 0);
|
signal bf_set1 : std_logic_vector(39 downto 0);
|
signal bf_set1 : std_logic_vector(39 downto 0);
|
signal inmux0 : std_logic_vector(39 downto 0);
|
signal inmux0 : std_logic_vector(39 downto 0);
|
signal inmux1 : std_logic_vector(39 downto 0);
|
signal inmux1 : std_logic_vector(39 downto 0);
|
signal inmux2 : std_logic_vector(39 downto 0);
|
signal inmux2 : std_logic_vector(39 downto 0);
|
signal inmux3 : std_logic_vector(31 downto 0);
|
signal inmux3 : std_logic_vector(31 downto 0);
|
signal shifted_bitmask : std_logic_vector(39 downto 0);
|
signal shifted_bitmask : std_logic_vector(39 downto 0);
|
signal bitmaskmux0 : std_logic_vector(37 downto 0);
|
signal bitmaskmux0 : std_logic_vector(37 downto 0);
|
signal bitmaskmux1 : std_logic_vector(35 downto 0);
|
signal bitmaskmux1 : std_logic_vector(35 downto 0);
|
signal bitmaskmux2 : std_logic_vector(31 downto 0);
|
signal bitmaskmux2 : std_logic_vector(31 downto 0);
|
signal bitmaskmux3 : std_logic_vector(31 downto 0);
|
signal bitmaskmux3 : std_logic_vector(31 downto 0);
|
signal bf_set2 : std_logic_vector(31 downto 0);
|
signal bf_set2 : std_logic_vector(31 downto 0);
|
signal shift : std_logic_vector(39 downto 0);
|
signal shift : std_logic_vector(39 downto 0);
|
signal bf_firstbit : std_logic_vector(5 downto 0);
|
signal bf_firstbit : std_logic_vector(5 downto 0);
|
signal mux : std_logic_vector(3 downto 0);
|
signal mux : std_logic_vector(3 downto 0);
|
signal bitnr : std_logic_vector(4 downto 0);
|
signal bitnr : std_logic_vector(4 downto 0);
|
signal mask : std_logic_vector(31 downto 0);
|
signal mask : std_logic_vector(31 downto 0);
|
signal mask_not_zero : std_logic;
|
signal mask_not_zero : std_logic;
|
signal bf_bset : std_logic;
|
signal bf_bset : std_logic;
|
signal bf_NFlag : std_logic;
|
signal bf_NFlag : std_logic;
|
signal bf_bchg : std_logic;
|
signal bf_bchg : std_logic;
|
signal bf_ins : std_logic;
|
signal bf_ins : std_logic;
|
signal bf_exts : std_logic;
|
signal bf_exts : std_logic;
|
signal bf_fffo : std_logic;
|
signal bf_fffo : std_logic;
|
signal bf_d32 : std_logic;
|
signal bf_d32 : std_logic;
|
signal bf_s32 : std_logic;
|
signal bf_s32 : std_logic;
|
signal index : std_logic_vector(4 downto 0);
|
signal index : std_logic_vector(4 downto 0);
|
-- signal i : integer range 0 to 31;
|
-- signal i : integer range 0 to 31;
|
-- signal i : integer range 0 to 31;
|
-- signal i : integer range 0 to 31;
|
-- signal i : std_logic_vector(5 downto 0);
|
-- signal i : std_logic_vector(5 downto 0);
|
|
|
-- signal hot_bit : std_logic_vector(33 downto 0); simulation error =>
|
-- signal hot_bit : std_logic_vector(33 downto 0); simulation error =>
|
signal hot_bit : std_logic_vector(63 downto 0);
|
signal hot_bit : std_logic_vector(63 downto 0);
|
signal hot_msb : std_logic_vector(32 downto 0);
|
signal hot_msb : std_logic_vector(32 downto 0);
|
signal vector : std_logic_vector(32 downto 0);
|
signal vector : std_logic_vector(32 downto 0);
|
signal result_bs : std_logic_vector(65 downto 0);
|
signal result_bs : std_logic_vector(65 downto 0);
|
signal bit_nr : std_logic_vector(5 downto 0);
|
signal bit_nr : std_logic_vector(5 downto 0);
|
signal bit_nr7 : std_logic_vector(6 downto 0);
|
signal bit_nr7 : std_logic_vector(6 downto 0);
|
signal bit_msb : std_logic_vector(5 downto 0);
|
signal bit_msb : std_logic_vector(5 downto 0);
|
signal bs_shift : std_logic_vector(5 downto 0);
|
signal bs_shift : std_logic_vector(5 downto 0);
|
signal bs_shift_mod : std_logic_vector(5 downto 0);
|
signal bs_shift_mod : std_logic_vector(5 downto 0);
|
signal asl_over : std_logic_vector(32 downto 0);
|
signal asl_over : std_logic_vector(32 downto 0);
|
signal asr_sign : std_logic_vector(32 downto 0);
|
signal asr_sign : std_logic_vector(32 downto 0);
|
signal msb : std_logic;
|
signal msb : std_logic;
|
signal ring : std_logic_vector(5 downto 0);
|
signal ring : std_logic_vector(5 downto 0);
|
signal ALU : std_logic_vector(31 downto 0);
|
signal ALU : std_logic_vector(31 downto 0);
|
signal BSout : std_logic_vector(31 downto 0);
|
signal BSout : std_logic_vector(31 downto 0);
|
signal bs_V : std_logic;
|
signal bs_V : std_logic;
|
signal bs_C : std_logic;
|
signal bs_C : std_logic;
|
signal bs_X : std_logic;
|
signal bs_X : std_logic;
|
|
|
|
|
BEGIN
|
BEGIN
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
-- set OP1in
|
-- set OP1in
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
PROCESS (OP2out, reg_QB, opcode, OP1out, OP1in, exe_datatype, addsub_q, execOPC, exec,
|
PROCESS (OP2out, reg_QB, opcode, OP1out, OP1in, exe_datatype, addsub_q, execOPC, exec,
|
bcd_a, result_mulu, result_div, exe_condition, bf_shift, bf_ffo_offset, mulu_reg, BSout,
|
bcd_a, result_mulu, result_div, exe_condition, bf_shift, bf_ffo_offset, mulu_reg, BSout,
|
Flags, FlagsSR, bits_out, exec_tas, rot_out, exe_opcode, result, bf_fffo, bf_firstbit, bf_datareg)
|
Flags, FlagsSR, bits_out, exec_tas, rot_out, exe_opcode, result, bf_fffo, bf_firstbit, bf_datareg)
|
BEGIN
|
BEGIN
|
ALUout <= OP1in;
|
ALUout <= OP1in;
|
ALUout(7) <= OP1in(7) OR exec_tas;
|
ALUout(7) <= OP1in(7) OR exec_tas;
|
IF exec(opcBFwb)='1' THEN
|
IF exec(opcBFwb)='1' THEN
|
ALUout <= result(31 downto 0);
|
ALUout <= result(31 downto 0);
|
-- ALUout <= bf_datareg(31 downto 0);
|
-- ALUout <= bf_datareg(31 downto 0);
|
IF bf_fffo='1' THEN
|
IF bf_fffo='1' THEN
|
-- ALUout <= (OTHERS =>'0');
|
-- ALUout <= (OTHERS =>'0');
|
-- ALUout(5 downto 0) <= bf_firstbit + bf_shift;
|
-- ALUout(5 downto 0) <= bf_firstbit + bf_shift;
|
-- ALUout(5 downto 0) <= bf_firstbit;
|
-- ALUout(5 downto 0) <= bf_firstbit;
|
ALUout <= bf_ffo_offset - bf_firstbit;
|
ALUout <= bf_ffo_offset - bf_firstbit;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
|
|
OP1in <= addsub_q;
|
OP1in <= addsub_q;
|
IF exec(opcABCD)='1' OR exec(opcSBCD)='1' THEN
|
IF exec(opcABCD)='1' OR exec(opcSBCD)='1' THEN
|
OP1in(7 downto 0) <= bcd_a(7 downto 0);
|
OP1in(7 downto 0) <= bcd_a(7 downto 0);
|
ELSIF exec(opcMULU)='1' AND MUL_Mode/=3 THEN
|
ELSIF exec(opcMULU)='1' AND MUL_Mode/=3 THEN
|
IF MUL_Hardware=0 THEN
|
IF MUL_Hardware=0 THEN
|
IF exec(write_lowlong)='1' AND (MUL_Mode=1 OR MUL_Mode=2) THEN
|
IF exec(write_lowlong)='1' AND (MUL_Mode=1 OR MUL_Mode=2) THEN
|
OP1in <= result_mulu(31 downto 0);
|
OP1in <= result_mulu(31 downto 0);
|
ELSE
|
ELSE
|
OP1in <= result_mulu(63 downto 32);
|
OP1in <= result_mulu(63 downto 32);
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
IF exec(write_lowlong)='1' THEN --AND (MUL_Mode=1 OR MUL_Mode=2) THEN
|
IF exec(write_lowlong)='1' THEN --AND (MUL_Mode=1 OR MUL_Mode=2) THEN
|
OP1in <= result_mulu(31 downto 0);
|
OP1in <= result_mulu(31 downto 0);
|
ELSE
|
ELSE
|
-- OP1in <= result_mulu(63 downto 32);
|
-- OP1in <= result_mulu(63 downto 32);
|
OP1in <= mulu_reg(31 downto 0);
|
OP1in <= mulu_reg(31 downto 0);
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
ELSIF exec(opcDIVU)='1' AND DIV_Mode/=3 THEN
|
ELSIF exec(opcDIVU)='1' AND DIV_Mode/=3 THEN
|
IF exe_opcode(15)='1' OR DIV_Mode=0 THEN
|
IF exe_opcode(15)='1' OR DIV_Mode=0 THEN
|
-- IF exe_opcode(15)='1' THEN
|
-- IF exe_opcode(15)='1' THEN
|
OP1in <= result_div(47 downto 32)&result_div(15 downto 0);
|
OP1in <= result_div(47 downto 32)&result_div(15 downto 0);
|
ELSE --64bit
|
ELSE --64bit
|
IF exec(write_reminder)='1' THEN
|
IF exec(write_reminder)='1' THEN
|
OP1in <= result_div(63 downto 32);
|
OP1in <= result_div(63 downto 32);
|
ELSE
|
ELSE
|
OP1in <= result_div(31 downto 0);
|
OP1in <= result_div(31 downto 0);
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
ELSIF exec(opcOR)='1' THEN
|
ELSIF exec(opcOR)='1' THEN
|
OP1in <= OP2out OR OP1out;
|
OP1in <= OP2out OR OP1out;
|
ELSIF exec(opcAND)='1' THEN
|
ELSIF exec(opcAND)='1' THEN
|
OP1in <= OP2out AND OP1out;
|
OP1in <= OP2out AND OP1out;
|
ELSIF exec(opcScc)='1' THEN
|
ELSIF exec(opcScc)='1' THEN
|
OP1in(7 downto 0) <= (others=>exe_condition);
|
OP1in(7 downto 0) <= (others=>exe_condition);
|
ELSIF exec(opcEOR)='1' THEN
|
ELSIF exec(opcEOR)='1' THEN
|
OP1in <= OP2out XOR OP1out;
|
OP1in <= OP2out XOR OP1out;
|
ELSIF exec(opcMOVE)='1' OR exec(exg)='1' THEN
|
ELSIF exec(opcMOVE)='1' OR exec(exg)='1' THEN
|
-- OP1in <= OP2out(31 downto 8)&(OP2out(7)OR exec_tas)&OP2out(6 downto 0);
|
-- OP1in <= OP2out(31 downto 8)&(OP2out(7)OR exec_tas)&OP2out(6 downto 0);
|
OP1in <= OP2out;
|
OP1in <= OP2out;
|
ELSIF exec(opcROT)='1' THEN
|
ELSIF exec(opcROT)='1' THEN
|
OP1in <= rot_out;
|
OP1in <= rot_out;
|
ELSIF exec(exec_BS)='1' THEN
|
ELSIF exec(exec_BS)='1' THEN
|
OP1in <= BSout;
|
OP1in <= BSout;
|
ELSIF exec(opcSWAP)='1' THEN
|
ELSIF exec(opcSWAP)='1' THEN
|
OP1in <= OP1out(15 downto 0)& OP1out(31 downto 16);
|
OP1in <= OP1out(15 downto 0)& OP1out(31 downto 16);
|
ELSIF exec(opcBITS)='1' THEN
|
ELSIF exec(opcBITS)='1' THEN
|
OP1in <= bits_out;
|
OP1in <= bits_out;
|
ELSIF exec(opcBF)='1' THEN
|
ELSIF exec(opcBF)='1' THEN
|
OP1in <= bf_datareg; --new bitfieldvector for bfins - for others the old bitfieldvector
|
OP1in <= bf_datareg; --new bitfieldvector for bfins - for others the old bitfieldvector
|
ELSIF exec(opcMOVESR)='1' THEN
|
ELSIF exec(opcMOVESR)='1' THEN
|
OP1in(7 downto 0) <= Flags;
|
OP1in(7 downto 0) <= Flags;
|
-- IF exe_datatype="00" THEN
|
-- IF exe_datatype="00" THEN
|
IF exe_opcode(9)='1' THEN
|
IF exe_opcode(9)='1' THEN
|
OP1in(15 downto 8) <= "00000000";
|
OP1in(15 downto 8) <= "00000000";
|
ELSE
|
ELSE
|
OP1in(15 downto 8) <= FlagsSR;
|
OP1in(15 downto 8) <= FlagsSR;
|
END IF;
|
END IF;
|
ELSIF exec(opcPACK)='1' THEN
|
ELSIF exec(opcPACK)='1' THEN
|
OP1in(7 downto 0) <= addsub_q(11 downto 8) & addsub_q(3 downto 0);
|
OP1in(7 downto 0) <= addsub_q(11 downto 8) & addsub_q(3 downto 0);
|
END IF;
|
END IF;
|
END PROCESS;
|
END PROCESS;
|
|
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
-- addsub
|
-- addsub
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
PROCESS (OP1out, OP2out, execOPC, Flags, long_start, movem_presub, exe_datatype, exec, addsub_a, addsub_b, opaddsub,
|
PROCESS (OP1out, OP2out, execOPC, Flags, long_start, movem_presub, exe_datatype, exec, addsub_a, addsub_b, opaddsub,
|
notaddsub_b, add_result, c_in, sndOPC, non_aligned)
|
notaddsub_b, add_result, c_in, sndOPC, non_aligned)
|
BEGIN
|
BEGIN
|
addsub_a <= OP1out;
|
addsub_a <= OP1out;
|
IF exec(get_bfoffset)='1' THEN
|
IF exec(get_bfoffset)='1' THEN
|
IF sndOPC(11)='1' THEN
|
IF sndOPC(11)='1' THEN
|
addsub_a <= OP1out(31)&OP1out(31)&OP1out(31)&OP1out(31 downto 3);
|
addsub_a <= OP1out(31)&OP1out(31)&OP1out(31)&OP1out(31 downto 3);
|
ELSE
|
ELSE
|
addsub_a <= "000000000000000000000000000000"&sndOPC(10 downto 9);
|
addsub_a <= "000000000000000000000000000000"&sndOPC(10 downto 9);
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
|
|
IF exec(subidx)='1' THEN
|
IF exec(subidx)='1' THEN
|
opaddsub <= '1';
|
opaddsub <= '1';
|
ELSE
|
ELSE
|
opaddsub <= '0';
|
opaddsub <= '0';
|
END IF;
|
END IF;
|
|
|
c_in(0) <='0';
|
c_in(0) <='0';
|
addsub_b <= OP2out;
|
addsub_b <= OP2out;
|
IF exec(opcUNPACK)='1' THEN
|
IF exec(opcUNPACK)='1' THEN
|
addsub_b(15 downto 0) <= "0000" & OP2out(7 downto 4) & "0000" & OP2out(3 downto 0);
|
addsub_b(15 downto 0) <= "0000" & OP2out(7 downto 4) & "0000" & OP2out(3 downto 0);
|
ELSIF execOPC='0' AND exec(OP2out_one)='0' AND exec(get_bfoffset)='0'THEN
|
ELSIF execOPC='0' AND exec(OP2out_one)='0' AND exec(get_bfoffset)='0'THEN
|
IF long_start='0' AND exe_datatype="00" AND exec(use_SP)='0' THEN
|
IF long_start='0' AND exe_datatype="00" AND exec(use_SP)='0' THEN
|
addsub_b <= "00000000000000000000000000000001";
|
addsub_b <= "00000000000000000000000000000001";
|
ELSIF long_start='0' AND exe_datatype="10" AND (exec(presub) OR exec(postadd) OR movem_presub)='1' THEN
|
ELSIF long_start='0' AND exe_datatype="10" AND (exec(presub) OR exec(postadd) OR movem_presub)='1' THEN
|
IF exec(movem_action)='1' THEN
|
IF exec(movem_action)='1' THEN
|
addsub_b <= "00000000000000000000000000000110";
|
addsub_b <= "00000000000000000000000000000110";
|
ELSE
|
ELSE
|
addsub_b <= "00000000000000000000000000000100";
|
addsub_b <= "00000000000000000000000000000100";
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
addsub_b <= "00000000000000000000000000000010";
|
addsub_b <= "00000000000000000000000000000010";
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
IF (exec(use_XZFlag)='1' AND Flags(4)='1') OR exec(opcCHK)='1' THEN
|
IF (exec(use_XZFlag)='1' AND Flags(4)='1') OR exec(opcCHK)='1' THEN
|
c_in(0) <= '1';
|
c_in(0) <= '1';
|
END IF;
|
END IF;
|
opaddsub <= exec(addsub);
|
opaddsub <= exec(addsub);
|
END IF;
|
END IF;
|
|
|
-- patch for un-aligned movem --mikej
|
-- patch for un-aligned movem --mikej
|
if (exec(movem_action) = '1') then
|
if (exec(movem_action) = '1') then
|
if (movem_presub = '0') then -- up
|
if (movem_presub = '0') then -- up
|
if (non_aligned = '1') and (long_start = '0') then -- hold
|
if (non_aligned = '1') and (long_start = '0') then -- hold
|
addsub_b <= (others => '0');
|
addsub_b <= (others => '0');
|
end if;
|
end if;
|
else
|
else
|
if (non_aligned = '1') and (long_start = '0') then
|
if (non_aligned = '1') and (long_start = '0') then
|
if (exe_datatype = "10") then
|
if (exe_datatype = "10") then
|
addsub_b <= "00000000000000000000000000001000";
|
addsub_b <= "00000000000000000000000000001000";
|
else
|
else
|
addsub_b <= "00000000000000000000000000000100";
|
addsub_b <= "00000000000000000000000000000100";
|
end if;
|
end if;
|
end if;
|
end if;
|
end if;
|
end if;
|
end if;
|
end if;
|
|
|
IF opaddsub='0' OR long_start='1' THEN --ADD
|
IF opaddsub='0' OR long_start='1' THEN --ADD
|
notaddsub_b <= '0'&addsub_b&c_in(0);
|
notaddsub_b <= '0'&addsub_b&c_in(0);
|
ELSE --SUB
|
ELSE --SUB
|
notaddsub_b <= NOT ('0'&addsub_b&c_in(0));
|
notaddsub_b <= NOT ('0'&addsub_b&c_in(0));
|
END IF;
|
END IF;
|
add_result <= (('0'&addsub_a¬addsub_b(0))+notaddsub_b);
|
add_result <= (('0'&addsub_a¬addsub_b(0))+notaddsub_b);
|
c_in(1) <= add_result(9) XOR addsub_a(8) XOR addsub_b(8);
|
c_in(1) <= add_result(9) XOR addsub_a(8) XOR addsub_b(8);
|
c_in(2) <= add_result(17) XOR addsub_a(16) XOR addsub_b(16);
|
c_in(2) <= add_result(17) XOR addsub_a(16) XOR addsub_b(16);
|
c_in(3) <= add_result(33);
|
c_in(3) <= add_result(33);
|
addsub_q <= add_result(32 downto 1);
|
addsub_q <= add_result(32 downto 1);
|
addsub_ofl(0) <= (c_in(1) XOR add_result(8) XOR addsub_a(7) XOR addsub_b(7)); --V Byte
|
addsub_ofl(0) <= (c_in(1) XOR add_result(8) XOR addsub_a(7) XOR addsub_b(7)); --V Byte
|
addsub_ofl(1) <= (c_in(2) XOR add_result(16) XOR addsub_a(15) XOR addsub_b(15)); --V Word
|
addsub_ofl(1) <= (c_in(2) XOR add_result(16) XOR addsub_a(15) XOR addsub_b(15)); --V Word
|
addsub_ofl(2) <= (c_in(3) XOR add_result(32) XOR addsub_a(31) XOR addsub_b(31)); --V Long
|
addsub_ofl(2) <= (c_in(3) XOR add_result(32) XOR addsub_a(31) XOR addsub_b(31)); --V Long
|
c_out <= c_in(3 downto 1);
|
c_out <= c_in(3 downto 1);
|
END PROCESS;
|
END PROCESS;
|
|
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
--ALU
|
--ALU
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
PROCESS (OP1out, OP2out, exec, add_result, bcd_pur, bcd_a, bcd_kor, halve_carry, c_in)
|
PROCESS (OP1out, OP2out, exec, add_result, bcd_pur, bcd_a, bcd_kor, halve_carry, c_in)
|
BEGIN
|
BEGIN
|
--BCD_ARITH-------------------------------------------------------------------
|
--BCD_ARITH-------------------------------------------------------------------
|
--04.04.2017 by Tobiflex - BCD handling with all undefined behavior!
|
--04.04.2017 by Tobiflex - BCD handling with all undefined behavior!
|
bcd_pur <= c_in(1)&add_result(8 downto 0);
|
bcd_pur <= c_in(1)&add_result(8 downto 0);
|
bcd_kor <= "000000000";
|
bcd_kor <= "000000000";
|
halve_carry <= OP1out(4) XOR OP2out(4) XOR bcd_pur(5);
|
halve_carry <= OP1out(4) XOR OP2out(4) XOR bcd_pur(5);
|
IF halve_carry='1' THEN
|
IF halve_carry='1' THEN
|
bcd_kor(3 downto 0) <= "0110"; -- -6
|
bcd_kor(3 downto 0) <= "0110"; -- -6
|
END IF;
|
END IF;
|
IF bcd_pur(9)='1' THEN
|
IF bcd_pur(9)='1' THEN
|
bcd_kor(7 downto 4) <= "0110"; -- -60
|
bcd_kor(7 downto 4) <= "0110"; -- -60
|
END IF;
|
END IF;
|
IF exec(opcABCD)='1' THEN
|
IF exec(opcABCD)='1' THEN
|
Vflag_a <= NOT bcd_pur(8) AND bcd_a(7);
|
Vflag_a <= NOT bcd_pur(8) AND bcd_a(7);
|
-- bcd_pur <= ('0'&OP1out(7 downto 0)&'1') + ('0'&OP2out(7 downto 0)&Flags(4));
|
-- bcd_pur <= ('0'&OP1out(7 downto 0)&'1') + ('0'&OP2out(7 downto 0)&Flags(4));
|
bcd_a <= bcd_pur(9 downto 1) + bcd_kor;
|
bcd_a <= bcd_pur(9 downto 1) + bcd_kor;
|
IF (bcd_pur(4) AND (bcd_pur(3) OR bcd_pur(2)))='1' THEN
|
IF (bcd_pur(4) AND (bcd_pur(3) OR bcd_pur(2)))='1' THEN
|
bcd_kor(3 downto 0) <= "0110"; -- +6
|
bcd_kor(3 downto 0) <= "0110"; -- +6
|
END IF;
|
END IF;
|
IF (bcd_pur(8) AND (bcd_pur(7) OR bcd_pur(6) OR (bcd_pur(5) AND bcd_pur(4) AND (bcd_pur(3) OR bcd_pur(2)))))='1' THEN
|
IF (bcd_pur(8) AND (bcd_pur(7) OR bcd_pur(6) OR (bcd_pur(5) AND bcd_pur(4) AND (bcd_pur(3) OR bcd_pur(2)))))='1' THEN
|
bcd_kor(7 downto 4) <= "0110"; -- +60
|
bcd_kor(7 downto 4) <= "0110"; -- +60
|
END IF;
|
END IF;
|
ELSE --opcSBCD
|
ELSE --opcSBCD
|
Vflag_a <= bcd_pur(8) AND NOT bcd_a(7);
|
Vflag_a <= bcd_pur(8) AND NOT bcd_a(7);
|
-- bcd_pur <= ('0'&OP1out(7 downto 0)&'0') - ('0'&OP2out(7 downto 0)&Flags(4));
|
-- bcd_pur <= ('0'&OP1out(7 downto 0)&'0') - ('0'&OP2out(7 downto 0)&Flags(4));
|
bcd_a <= bcd_pur(9 downto 1) - bcd_kor;
|
bcd_a <= bcd_pur(9 downto 1) - bcd_kor;
|
END IF;
|
END IF;
|
bcd_a_carry <= bcd_pur(9) OR bcd_a(8);
|
bcd_a_carry <= bcd_pur(9) OR bcd_a(8);
|
END PROCESS;
|
END PROCESS;
|
|
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
-- Bits
|
-- Bits
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
PROCESS (clk, exe_opcode, OP1out, OP2out, reg_QB, one_bit_in, bchg, bset, bit_Number, sndOPC)
|
PROCESS (clk, exe_opcode, OP1out, OP2out, reg_QB, one_bit_in, bchg, bset, bit_Number, sndOPC)
|
BEGIN
|
BEGIN
|
IF rising_edge(clk) THEN
|
IF rising_edge(clk) THEN
|
IF clkena_lw = '1' THEN
|
IF clkena_lw = '1' THEN
|
bchg <= '0';
|
bchg <= '0';
|
bset <= '0';
|
bset <= '0';
|
CASE opcode(7 downto 6) IS
|
CASE opcode(7 downto 6) IS
|
WHEN "01" => --bchg
|
WHEN "01" => --bchg
|
bchg <= '1';
|
bchg <= '1';
|
WHEN "11" => --bset
|
WHEN "11" => --bset
|
bset <= '1';
|
bset <= '1';
|
WHEN OTHERS => NULL;
|
WHEN OTHERS => NULL;
|
END CASE;
|
END CASE;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
|
|
IF exe_opcode(8)='0' THEN
|
IF exe_opcode(8)='0' THEN
|
IF exe_opcode(5 downto 4)="00" THEN
|
IF exe_opcode(5 downto 4)="00" THEN
|
bit_number <= sndOPC(4 downto 0);
|
bit_number <= sndOPC(4 downto 0);
|
ELSE
|
ELSE
|
bit_number <= "00"&sndOPC(2 downto 0);
|
bit_number <= "00"&sndOPC(2 downto 0);
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
IF exe_opcode(5 downto 4)="00" THEN
|
IF exe_opcode(5 downto 4)="00" THEN
|
bit_number <= reg_QB(4 downto 0);
|
bit_number <= reg_QB(4 downto 0);
|
ELSE
|
ELSE
|
bit_number <= "00"®_QB(2 downto 0);
|
bit_number <= "00"®_QB(2 downto 0);
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
|
|
one_bit_in <= OP1out(conv_integer(bit_Number));
|
one_bit_in <= OP1out(conv_integer(bit_Number));
|
bits_out <= OP1out;
|
bits_out <= OP1out;
|
bits_out(conv_integer(bit_Number)) <= (bchg AND NOT one_bit_in) OR bset ;
|
bits_out(conv_integer(bit_Number)) <= (bchg AND NOT one_bit_in) OR bset ;
|
END PROCESS;
|
END PROCESS;
|
|
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
-- Bit Field
|
-- Bit Field
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
|
|
PROCESS (clk, mux, mask, bitnr, bf_ins, bf_bchg, bf_bset, bf_exts, bf_shift, inmux0, inmux1, inmux2, inmux3, bf_set2, OP1out, OP2out,
|
PROCESS (clk, mux, mask, bitnr, bf_ins, bf_bchg, bf_bset, bf_exts, bf_shift, inmux0, inmux1, inmux2, inmux3, bf_set2, OP1out, OP2out,
|
result_tmp, bf_ext_in, mask_not_zero, exec, shift, datareg, bf_NFlag, result, reg_QB, unshifted_bitmask, bf_d32, bf_s32,
|
result_tmp, bf_ext_in, mask_not_zero, exec, shift, datareg, bf_NFlag, result, reg_QB, unshifted_bitmask, bf_d32, bf_s32,
|
shifted_bitmask, bf_loffset, bitmaskmux0, bitmaskmux1, bitmaskmux2, bitmaskmux3, bf_width)
|
shifted_bitmask, bf_loffset, bitmaskmux0, bitmaskmux1, bitmaskmux2, bitmaskmux3, bf_width)
|
BEGIN
|
BEGIN
|
IF rising_edge(clk) THEN
|
IF rising_edge(clk) THEN
|
IF clkena_lw = '1' THEN
|
IF clkena_lw = '1' THEN
|
bf_bset <= '0';
|
bf_bset <= '0';
|
bf_bchg <= '0';
|
bf_bchg <= '0';
|
bf_ins <= '0';
|
bf_ins <= '0';
|
bf_exts <= '0';
|
bf_exts <= '0';
|
bf_fffo <= '0';
|
bf_fffo <= '0';
|
bf_d32 <= '0';
|
bf_d32 <= '0';
|
bf_s32 <= '0';
|
bf_s32 <= '0';
|
-- 000-bftst, 001-bfextu, 010-bfchg, 011-bfexts, 100-bfclr, 101-bfff0, 110-bfset, 111-bfins
|
-- 000-bftst, 001-bfextu, 010-bfchg, 011-bfexts, 100-bfclr, 101-bfff0, 110-bfset, 111-bfins
|
CASE opcode(10 downto 8) IS
|
CASE opcode(10 downto 8) IS
|
WHEN "010" => bf_bchg <= '1'; --BFCHG
|
WHEN "010" => bf_bchg <= '1'; --BFCHG
|
WHEN "011" => bf_exts <= '1'; --BFEXTS
|
WHEN "011" => bf_exts <= '1'; --BFEXTS
|
-- WHEN "100" => insert <= (OTHERS =>'0'); --BFCLR
|
-- WHEN "100" => insert <= (OTHERS =>'0'); --BFCLR
|
WHEN "101" => bf_fffo <= '1'; --BFFFO
|
WHEN "101" => bf_fffo <= '1'; --BFFFO
|
WHEN "110" => bf_bset <= '1'; --BFSET
|
WHEN "110" => bf_bset <= '1'; --BFSET
|
WHEN "111" => bf_ins <= '1'; --BFINS
|
WHEN "111" => bf_ins <= '1'; --BFINS
|
bf_s32 <= '1';
|
bf_s32 <= '1';
|
WHEN OTHERS => NULL;
|
WHEN OTHERS => NULL;
|
END CASE;
|
END CASE;
|
-- IF
|
-- IF
|
-- bf_ins <= '1';
|
-- bf_ins <= '1';
|
-- END IF;
|
-- END IF;
|
IF opcode(4 downto 3)="00" THEN
|
IF opcode(4 downto 3)="00" THEN
|
bf_d32 <= '1';
|
bf_d32 <= '1';
|
END IF;
|
END IF;
|
bf_ext_out <= result(39 downto 32);
|
bf_ext_out <= result(39 downto 32);
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
|
|
IF bf_ins='1' THEN
|
IF bf_ins='1' THEN
|
datareg <= reg_QB;
|
datareg <= reg_QB;
|
ELSE
|
ELSE
|
datareg <= bf_set2;
|
datareg <= bf_set2;
|
END IF;
|
END IF;
|
|
|
|
|
-- create bitmask for operation
|
-- create bitmask for operation
|
-- unshifted bitmask '0' => bit is in the Bitfieldvector
|
-- unshifted bitmask '0' => bit is in the Bitfieldvector
|
-- '1' => bit isn't in the Bitfieldvector
|
-- '1' => bit isn't in the Bitfieldvector
|
-- Example bf_with=11 => "11111111 11111111 11111000 00000000"
|
-- Example bf_with=11 => "11111111 11111111 11111000 00000000"
|
-- datareg
|
-- datareg
|
unshifted_bitmask <= (OTHERS => '0');
|
unshifted_bitmask <= (OTHERS => '0');
|
FOR i in 0 to 31 LOOP
|
FOR i in 0 to 31 LOOP
|
IF i>bf_width(4 downto 0) THEN
|
IF i>bf_width(4 downto 0) THEN
|
datareg(i) <= '0';
|
datareg(i) <= '0';
|
unshifted_bitmask(i) <= '1';
|
unshifted_bitmask(i) <= '1';
|
END IF;
|
END IF;
|
END LOOP;
|
END LOOP;
|
|
|
bf_NFlag <= datareg(conv_integer(bf_width));
|
bf_NFlag <= datareg(conv_integer(bf_width));
|
IF bf_exts='1' AND bf_NFlag='1' THEN
|
IF bf_exts='1' AND bf_NFlag='1' THEN
|
bf_datareg <= datareg OR unshifted_bitmask;
|
bf_datareg <= datareg OR unshifted_bitmask;
|
ELSE
|
ELSE
|
bf_datareg <= datareg;
|
bf_datareg <= datareg;
|
END IF;
|
END IF;
|
-- bf_datareg <= shifted_bitmask(31 downto 4)&"0000";
|
-- bf_datareg <= shifted_bitmask(31 downto 4)&"0000";
|
-- result(31 downto 0)<=datareg;
|
-- result(31 downto 0)<=datareg;
|
|
|
-- shift bitmask for operation
|
-- shift bitmask for operation
|
IF bf_loffset(4)='1' THEN
|
IF bf_loffset(4)='1' THEN
|
bitmaskmux3 <= unshifted_bitmask(15 downto 0)&unshifted_bitmask(31 downto 16);
|
bitmaskmux3 <= unshifted_bitmask(15 downto 0)&unshifted_bitmask(31 downto 16);
|
ELSE
|
ELSE
|
bitmaskmux3 <= unshifted_bitmask;
|
bitmaskmux3 <= unshifted_bitmask;
|
END IF;
|
END IF;
|
IF bf_loffset(3)='1' THEN
|
IF bf_loffset(3)='1' THEN
|
bitmaskmux2(31 downto 0) <= bitmaskmux3(23 downto 0)&bitmaskmux3(31 downto 24);
|
bitmaskmux2(31 downto 0) <= bitmaskmux3(23 downto 0)&bitmaskmux3(31 downto 24);
|
ELSE
|
ELSE
|
bitmaskmux2(31 downto 0) <= bitmaskmux3;
|
bitmaskmux2(31 downto 0) <= bitmaskmux3;
|
END IF;
|
END IF;
|
IF bf_loffset(2)='1' THEN
|
IF bf_loffset(2)='1' THEN
|
bitmaskmux1 <= bitmaskmux2&"1111";
|
bitmaskmux1 <= bitmaskmux2&"1111";
|
IF bf_d32='1' THEN
|
IF bf_d32='1' THEN
|
bitmaskmux1(3 downto 0) <= bitmaskmux2(31 downto 28);
|
bitmaskmux1(3 downto 0) <= bitmaskmux2(31 downto 28);
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
bitmaskmux1 <= "1111"&bitmaskmux2;
|
bitmaskmux1 <= "1111"&bitmaskmux2;
|
END IF;
|
END IF;
|
IF bf_loffset(1)='1' THEN
|
IF bf_loffset(1)='1' THEN
|
bitmaskmux0 <= bitmaskmux1&"11";
|
bitmaskmux0 <= bitmaskmux1&"11";
|
IF bf_d32='1' THEN
|
IF bf_d32='1' THEN
|
bitmaskmux0(1 downto 0) <= bitmaskmux1(31 downto 30);
|
bitmaskmux0(1 downto 0) <= bitmaskmux1(31 downto 30);
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
bitmaskmux0 <= "11"&bitmaskmux1;
|
bitmaskmux0 <= "11"&bitmaskmux1;
|
END IF;
|
END IF;
|
IF bf_loffset(0)='1' THEN
|
IF bf_loffset(0)='1' THEN
|
shifted_bitmask <= '1'&bitmaskmux0&'1';
|
shifted_bitmask <= '1'&bitmaskmux0&'1';
|
IF bf_d32='1' THEN
|
IF bf_d32='1' THEN
|
shifted_bitmask(0) <= bitmaskmux0(31);
|
shifted_bitmask(0) <= bitmaskmux0(31);
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
shifted_bitmask <= "11"&bitmaskmux0;
|
shifted_bitmask <= "11"&bitmaskmux0;
|
END IF;
|
END IF;
|
|
|
|
|
-- shift for ins
|
-- shift for ins
|
shift <= bf_ext_in&OP2out;
|
shift <= bf_ext_in&OP2out;
|
IF bf_s32='1' THEN
|
IF bf_s32='1' THEN
|
shift(39 downto 32) <= OP2out(7 downto 0);
|
shift(39 downto 32) <= OP2out(7 downto 0);
|
END IF;
|
END IF;
|
|
|
IF bf_shift(0)='1' THEN
|
IF bf_shift(0)='1' THEN
|
inmux0 <= shift(0)&shift(39 downto 1);
|
inmux0 <= shift(0)&shift(39 downto 1);
|
ELSE
|
ELSE
|
inmux0 <= shift;
|
inmux0 <= shift;
|
END IF;
|
END IF;
|
IF bf_shift(1)='1' THEN
|
IF bf_shift(1)='1' THEN
|
inmux1 <= inmux0(1 downto 0)&inmux0(39 downto 2);
|
inmux1 <= inmux0(1 downto 0)&inmux0(39 downto 2);
|
ELSE
|
ELSE
|
inmux1 <= inmux0;
|
inmux1 <= inmux0;
|
END IF;
|
END IF;
|
IF bf_shift(2)='1' THEN
|
IF bf_shift(2)='1' THEN
|
inmux2 <= inmux1(3 downto 0)&inmux1(39 downto 4);
|
inmux2 <= inmux1(3 downto 0)&inmux1(39 downto 4);
|
ELSE
|
ELSE
|
inmux2 <= inmux1;
|
inmux2 <= inmux1;
|
END IF;
|
END IF;
|
IF bf_shift(3)='1' THEN
|
IF bf_shift(3)='1' THEN
|
inmux3 <= inmux2(7 downto 0)&inmux2(31 downto 8);
|
inmux3 <= inmux2(7 downto 0)&inmux2(31 downto 8);
|
ELSE
|
ELSE
|
inmux3 <= inmux2(31 downto 0);
|
inmux3 <= inmux2(31 downto 0);
|
END IF;
|
END IF;
|
IF bf_shift(4)='1' THEN
|
IF bf_shift(4)='1' THEN
|
bf_set2(31 downto 0) <= inmux3(15 downto 0)&inmux3(31 downto 16);
|
bf_set2(31 downto 0) <= inmux3(15 downto 0)&inmux3(31 downto 16);
|
ELSE
|
ELSE
|
bf_set2(31 downto 0) <= inmux3;
|
bf_set2(31 downto 0) <= inmux3;
|
END IF;
|
END IF;
|
|
|
IF bf_ins='1' THEN
|
IF bf_ins='1' THEN
|
result(31 downto 0) <= bf_set2;
|
result(31 downto 0) <= bf_set2;
|
result(39 downto 32) <= bf_set2(7 downto 0);
|
result(39 downto 32) <= bf_set2(7 downto 0);
|
ELSIF bf_bchg='1' THEN
|
ELSIF bf_bchg='1' THEN
|
result(31 downto 0) <= NOT OP2out;
|
result(31 downto 0) <= NOT OP2out;
|
result(39 downto 32) <= NOT bf_ext_in;
|
result(39 downto 32) <= NOT bf_ext_in;
|
ELSE
|
ELSE
|
result <= (OTHERS => '0');
|
result <= (OTHERS => '0');
|
END IF;
|
END IF;
|
IF bf_bset='1' THEN
|
IF bf_bset='1' THEN
|
result <= (OTHERS => '1');
|
result <= (OTHERS => '1');
|
END IF;
|
END IF;
|
--
|
--
|
IF bf_ins='1' THEN
|
IF bf_ins='1' THEN
|
result_tmp <= bf_ext_in&OP1out;
|
result_tmp <= bf_ext_in&OP1out;
|
ELSE
|
ELSE
|
result_tmp <= bf_ext_in&OP2out;
|
result_tmp <= bf_ext_in&OP2out;
|
END IF;
|
END IF;
|
FOR i in 0 to 39 LOOP
|
FOR i in 0 to 39 LOOP
|
IF shifted_bitmask(i)='1' THEN
|
IF shifted_bitmask(i)='1' THEN
|
result(i) <= result_tmp(i); --restore old data
|
result(i) <= result_tmp(i); --restore old data
|
END IF;
|
END IF;
|
END LOOP;
|
END LOOP;
|
|
|
--BFFFO
|
--BFFFO
|
mask <= datareg;
|
mask <= datareg;
|
bf_firstbit <= ('0'&bitnr)+mask_not_zero;
|
bf_firstbit <= ('0'&bitnr)+mask_not_zero;
|
bitnr <= "11111";
|
bitnr <= "11111";
|
mask_not_zero <= '1';
|
mask_not_zero <= '1';
|
IF mask(31 downto 28)="0000" THEN
|
IF mask(31 downto 28)="0000" THEN
|
IF mask(27 downto 24)="0000" THEN
|
IF mask(27 downto 24)="0000" THEN
|
IF mask(23 downto 20)="0000" THEN
|
IF mask(23 downto 20)="0000" THEN
|
IF mask(19 downto 16)="0000" THEN
|
IF mask(19 downto 16)="0000" THEN
|
bitnr(4) <= '0';
|
bitnr(4) <= '0';
|
IF mask(15 downto 12)="0000" THEN
|
IF mask(15 downto 12)="0000" THEN
|
IF mask(11 downto 8)="0000" THEN
|
IF mask(11 downto 8)="0000" THEN
|
bitnr(3) <= '0';
|
bitnr(3) <= '0';
|
IF mask(7 downto 4)="0000" THEN
|
IF mask(7 downto 4)="0000" THEN
|
bitnr(2) <= '0';
|
bitnr(2) <= '0';
|
mux <= mask(3 downto 0);
|
mux <= mask(3 downto 0);
|
ELSE
|
ELSE
|
mux <= mask(7 downto 4);
|
mux <= mask(7 downto 4);
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
mux <= mask(11 downto 8);
|
mux <= mask(11 downto 8);
|
bitnr(2) <= '0';
|
bitnr(2) <= '0';
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
mux <= mask(15 downto 12);
|
mux <= mask(15 downto 12);
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
mux <= mask(19 downto 16);
|
mux <= mask(19 downto 16);
|
bitnr(3) <= '0';
|
bitnr(3) <= '0';
|
bitnr(2) <= '0';
|
bitnr(2) <= '0';
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
mux <= mask(23 downto 20);
|
mux <= mask(23 downto 20);
|
bitnr(3) <= '0';
|
bitnr(3) <= '0';
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
mux <= mask(27 downto 24);
|
mux <= mask(27 downto 24);
|
bitnr(2) <= '0';
|
bitnr(2) <= '0';
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
mux <= mask(31 downto 28);
|
mux <= mask(31 downto 28);
|
END IF;
|
END IF;
|
|
|
IF mux(3 downto 2)="00" THEN
|
IF mux(3 downto 2)="00" THEN
|
bitnr(1) <= '0';
|
bitnr(1) <= '0';
|
IF mux(1)='0' THEN
|
IF mux(1)='0' THEN
|
bitnr(0) <= '0';
|
bitnr(0) <= '0';
|
IF mux(0)='0' THEN
|
IF mux(0)='0' THEN
|
mask_not_zero <= '0';
|
mask_not_zero <= '0';
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
IF mux(3)='0' THEN
|
IF mux(3)='0' THEN
|
bitnr(0) <= '0';
|
bitnr(0) <= '0';
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END PROCESS;
|
END PROCESS;
|
|
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
-- Rotation
|
-- Rotation
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
PROCESS (exe_opcode, OP1out, Flags, rot_bits, rot_msb, rot_lsb, rot_rot, exec, BSout)
|
PROCESS (exe_opcode, OP1out, Flags, rot_bits, rot_msb, rot_lsb, rot_rot, exec, BSout)
|
BEGIN
|
BEGIN
|
CASE exe_opcode(7 downto 6) IS
|
CASE exe_opcode(7 downto 6) IS
|
WHEN "00" => --Byte
|
WHEN "00" => --Byte
|
rot_rot <= OP1out(7);
|
rot_rot <= OP1out(7);
|
WHEN "01"|"11" => --Word
|
WHEN "01"|"11" => --Word
|
rot_rot <= OP1out(15);
|
rot_rot <= OP1out(15);
|
WHEN "10" => --Long
|
WHEN "10" => --Long
|
rot_rot <= OP1out(31);
|
rot_rot <= OP1out(31);
|
WHEN OTHERS => NULL;
|
WHEN OTHERS => NULL;
|
END CASE;
|
END CASE;
|
|
|
CASE rot_bits IS
|
CASE rot_bits IS
|
WHEN "00" => --ASL, ASR
|
WHEN "00" => --ASL, ASR
|
rot_lsb <= '0';
|
rot_lsb <= '0';
|
rot_msb <= rot_rot;
|
rot_msb <= rot_rot;
|
WHEN "01" => --LSL, LSR
|
WHEN "01" => --LSL, LSR
|
rot_lsb <= '0';
|
rot_lsb <= '0';
|
rot_msb <= '0';
|
rot_msb <= '0';
|
WHEN "10" => --ROXL, ROXR
|
WHEN "10" => --ROXL, ROXR
|
rot_lsb <= Flags(4);
|
rot_lsb <= Flags(4);
|
rot_msb <= Flags(4);
|
rot_msb <= Flags(4);
|
WHEN "11" => --ROL, ROR
|
WHEN "11" => --ROL, ROR
|
rot_lsb <= rot_rot;
|
rot_lsb <= rot_rot;
|
rot_msb <= OP1out(0);
|
rot_msb <= OP1out(0);
|
WHEN OTHERS => NULL;
|
WHEN OTHERS => NULL;
|
END CASE;
|
END CASE;
|
|
|
IF exec(rot_nop)='1' THEN
|
IF exec(rot_nop)='1' THEN
|
rot_out <= OP1out;
|
rot_out <= OP1out;
|
rot_X <= Flags(4);
|
rot_X <= Flags(4);
|
IF rot_bits="10" THEN --ROXL, ROXR
|
IF rot_bits="10" THEN --ROXL, ROXR
|
rot_C <= Flags(4);
|
rot_C <= Flags(4);
|
ELSE
|
ELSE
|
rot_C <= '0';
|
rot_C <= '0';
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
IF exe_opcode(8)='1' THEN --left
|
IF exe_opcode(8)='1' THEN --left
|
rot_out <= OP1out(30 downto 0)&rot_lsb;
|
rot_out <= OP1out(30 downto 0)&rot_lsb;
|
rot_X <= rot_rot;
|
rot_X <= rot_rot;
|
rot_C <= rot_rot;
|
rot_C <= rot_rot;
|
ELSE --right
|
ELSE --right
|
rot_X <= OP1out(0);
|
rot_X <= OP1out(0);
|
rot_C <= OP1out(0);
|
rot_C <= OP1out(0);
|
rot_out <= rot_msb&OP1out(31 downto 1);
|
rot_out <= rot_msb&OP1out(31 downto 1);
|
CASE exe_opcode(7 downto 6) IS
|
CASE exe_opcode(7 downto 6) IS
|
WHEN "00" => --Byte
|
WHEN "00" => --Byte
|
rot_out(7) <= rot_msb;
|
rot_out(7) <= rot_msb;
|
WHEN "01"|"11" => --Word
|
WHEN "01"|"11" => --Word
|
rot_out(15) <= rot_msb;
|
rot_out(15) <= rot_msb;
|
WHEN OTHERS => NULL;
|
WHEN OTHERS => NULL;
|
END CASE;
|
END CASE;
|
END IF;
|
END IF;
|
IF BarrelShifter/=0 THEN
|
IF BarrelShifter/=0 THEN
|
rot_out <= BSout;
|
rot_out <= BSout;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END PROCESS;
|
END PROCESS;
|
|
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
-- Barrel Shifter
|
-- Barrel Shifter
|
-----------------------------------------------------------------------------
|
-----------------------------------------------------------------------------
|
process (OP1out, OP2out, opcode, bit_nr, bit_nr7, bit_msb, hot_bit, bs_shift, bs_shift_mod, ring, result_bs, exe_opcode, vector,
|
process (OP1out, OP2out, opcode, bit_nr, bit_nr7, bit_msb, hot_bit, bs_shift, bs_shift_mod, ring, result_bs, exe_opcode, vector,
|
rot_bits, Flags, msb, hot_msb, asl_over, ALU, asr_sign, exec)
|
rot_bits, Flags, msb, hot_msb, asl_over, ALU, asr_sign, exec)
|
begin
|
begin
|
ring <= "100000";
|
ring <= "100000";
|
IF rot_bits="10" THEN --ROX L/R
|
IF rot_bits="10" THEN --ROX L/R
|
CASE exe_opcode(7 downto 6) IS
|
CASE exe_opcode(7 downto 6) IS
|
WHEN "00" => --Byte
|
WHEN "00" => --Byte
|
ring <= "001001";
|
ring <= "001001";
|
WHEN "01"|"11" => --Word
|
WHEN "01"|"11" => --Word
|
ring <= "010001";
|
ring <= "010001";
|
WHEN "10" => --Long
|
WHEN "10" => --Long
|
ring <= "100001";
|
ring <= "100001";
|
WHEN OTHERS => NULL;
|
WHEN OTHERS => NULL;
|
END CASE;
|
END CASE;
|
ELSE
|
ELSE
|
CASE exe_opcode(7 downto 6) IS
|
CASE exe_opcode(7 downto 6) IS
|
WHEN "00" => --Byte
|
WHEN "00" => --Byte
|
ring <= "001000";
|
ring <= "001000";
|
WHEN "01"|"11" => --Word
|
WHEN "01"|"11" => --Word
|
ring <= "010000";
|
ring <= "010000";
|
WHEN "10" => --Long
|
WHEN "10" => --Long
|
ring <= "100000";
|
ring <= "100000";
|
WHEN OTHERS => NULL;
|
WHEN OTHERS => NULL;
|
END CASE;
|
END CASE;
|
END IF;
|
END IF;
|
|
|
IF exe_opcode(7 downto 6)="11" OR exec(exec_BS)='0' THEN
|
IF exe_opcode(7 downto 6)="11" OR exec(exec_BS)='0' THEN
|
bs_shift <="000001";
|
bs_shift <="000001";
|
ELSIF exe_opcode(5)='1' THEN
|
ELSIF exe_opcode(5)='1' THEN
|
bs_shift <= OP2out(5 downto 0);
|
bs_shift <= OP2out(5 downto 0);
|
ELSE
|
ELSE
|
bs_shift(2 downto 0) <= exe_opcode(11 downto 9);
|
bs_shift(2 downto 0) <= exe_opcode(11 downto 9);
|
IF exe_opcode(11 downto 9)="000" THEN
|
IF exe_opcode(11 downto 9)="000" THEN
|
bs_shift(5 downto 3) <="001";
|
bs_shift(5 downto 3) <="001";
|
ELSE
|
ELSE
|
bs_shift(5 downto 3) <="000";
|
bs_shift(5 downto 3) <="000";
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
|
|
bs_shift_mod <= std_logic_vector(unsigned(bs_shift) rem unsigned(ring));
|
bs_shift_mod <= std_logic_vector(unsigned(bs_shift) rem unsigned(ring));
|
|
|
bit_nr <= bs_shift_mod(5 downto 0);
|
bit_nr <= bs_shift_mod(5 downto 0);
|
bit_nr7 <= ('1'&ring)-('0'&bs_shift_mod);
|
bit_nr7 <= ('1'&ring)-('0'&bs_shift_mod);
|
IF exe_opcode(8)='0' THEN --right shift
|
IF exe_opcode(8)='0' THEN --right shift
|
bit_nr <= bit_nr7(5 downto 0);
|
bit_nr <= bit_nr7(5 downto 0);
|
END IF;
|
END IF;
|
IF rot_bits(1)='0' THEN --only shift
|
IF rot_bits(1)='0' THEN --only shift
|
IF unsigned(bs_shift)<33 THEN
|
IF unsigned(bs_shift)<33 THEN
|
IF exe_opcode(8)='0' THEN --right shift
|
IF exe_opcode(8)='0' THEN --right shift
|
bit_nr <= 32-bs_shift;
|
bit_nr <= 32-bs_shift;
|
ELSE
|
ELSE
|
bit_nr <= bs_shift;
|
bit_nr <= bs_shift;
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
bit_nr <= "100001";
|
bit_nr <= "100001";
|
bit_msb <= "000000";
|
bit_msb <= "000000";
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
|
|
|
|
-- calc V-Flag by ASL
|
-- calc V-Flag by ASL
|
hot_msb <= (OTHERS =>'0');
|
hot_msb <= (OTHERS =>'0');
|
hot_msb(conv_integer(bit_msb)) <= '1';
|
hot_msb(conv_integer(bit_msb)) <= '1';
|
if bs_shift > ring then
|
if bs_shift > ring then
|
bit_msb <= "000000";
|
bit_msb <= "000000";
|
else
|
else
|
bit_msb <= ring-bs_shift;
|
bit_msb <= ring-bs_shift;
|
end if;
|
end if;
|
asl_over <= ((('0'&vector(30 downto 0)) XOR ('0'&vector(31 downto 1)))&'0') - ('0'&hot_msb(31 downto 0));
|
asl_over <= ((('0'&vector(30 downto 0)) XOR ('0'&vector(31 downto 1)))&'0') - ('0'&hot_msb(31 downto 0));
|
bs_V <= '0';
|
bs_V <= '0';
|
IF rot_bits="00" AND exe_opcode(8)='1' THEN --ASL
|
IF rot_bits="00" AND exe_opcode(8)='1' THEN --ASL
|
bs_V <= not asl_over(32);
|
bs_V <= not asl_over(32);
|
END IF;
|
END IF;
|
|
|
IF exe_opcode(8)='0' THEN --right shift
|
IF exe_opcode(8)='0' THEN --right shift
|
bs_C <= result_bs(31);
|
bs_C <= result_bs(31);
|
bs_X <= result_bs(31);
|
bs_X <= result_bs(31);
|
ELSE --left shift
|
ELSE --left shift
|
CASE exe_opcode(7 downto 6) IS
|
CASE exe_opcode(7 downto 6) IS
|
WHEN "00" => --Byte
|
WHEN "00" => --Byte
|
bs_C <= result_bs(8);
|
bs_C <= result_bs(8);
|
bs_X <= result_bs(8);
|
bs_X <= result_bs(8);
|
WHEN "01"|"11" => --Word
|
WHEN "01"|"11" => --Word
|
bs_C <= result_bs(16);
|
bs_C <= result_bs(16);
|
bs_X <= result_bs(16);
|
bs_X <= result_bs(16);
|
WHEN "10" => --Long
|
WHEN "10" => --Long
|
bs_C <= result_bs(32);
|
bs_C <= result_bs(32);
|
bs_X <= result_bs(32);
|
bs_X <= result_bs(32);
|
WHEN OTHERS => NULL;
|
WHEN OTHERS => NULL;
|
END CASE;
|
END CASE;
|
END IF;
|
END IF;
|
|
|
ALU <= (others=>'-');
|
ALU <= (others=>'-');
|
IF rot_bits="11" THEN --RO L/R
|
IF rot_bits="11" THEN --RO L/R
|
bs_X <= Flags(4);
|
bs_X <= Flags(4);
|
CASE exe_opcode(7 downto 6) IS
|
CASE exe_opcode(7 downto 6) IS
|
WHEN "00" => --Byte
|
WHEN "00" => --Byte
|
ALU(7 downto 0) <= result_bs(7 downto 0) OR result_bs(15 downto 8);
|
ALU(7 downto 0) <= result_bs(7 downto 0) OR result_bs(15 downto 8);
|
bs_C <= ALU(7);
|
bs_C <= ALU(7);
|
WHEN "01"|"11" => --Word
|
WHEN "01"|"11" => --Word
|
ALU(15 downto 0) <= result_bs(15 downto 0) OR result_bs(31 downto 16);
|
ALU(15 downto 0) <= result_bs(15 downto 0) OR result_bs(31 downto 16);
|
bs_C <= ALU(15);
|
bs_C <= ALU(15);
|
WHEN "10" => --Long
|
WHEN "10" => --Long
|
ALU <= result_bs(31 downto 0) OR result_bs(63 downto 32);
|
ALU <= result_bs(31 downto 0) OR result_bs(63 downto 32);
|
bs_C <= ALU(31);
|
bs_C <= ALU(31);
|
WHEN OTHERS => NULL;
|
WHEN OTHERS => NULL;
|
END CASE;
|
END CASE;
|
IF exe_opcode(0)='1' THEN --left shift
|
IF exe_opcode(0)='1' THEN --left shift
|
bs_C <= ALU(0);
|
bs_C <= ALU(0);
|
END IF;
|
END IF;
|
ELSIF rot_bits="10" THEN --ROX L/R
|
ELSIF rot_bits="10" THEN --ROX L/R
|
CASE exe_opcode(7 downto 6) IS
|
CASE exe_opcode(7 downto 6) IS
|
WHEN "00" => --Byte
|
WHEN "00" => --Byte
|
ALU(7 downto 0) <= result_bs(7 downto 0) OR result_bs(16 downto 9);
|
ALU(7 downto 0) <= result_bs(7 downto 0) OR result_bs(16 downto 9);
|
bs_C <= result_bs(8) OR result_bs(17);
|
bs_C <= result_bs(8) OR result_bs(17);
|
bs_X <= result_bs(8) OR result_bs(17);
|
bs_X <= result_bs(8) OR result_bs(17);
|
WHEN "01"|"11" => --Word
|
WHEN "01"|"11" => --Word
|
ALU(15 downto 0) <= result_bs(15 downto 0) OR result_bs(32 downto 17);
|
ALU(15 downto 0) <= result_bs(15 downto 0) OR result_bs(32 downto 17);
|
bs_C <= result_bs(16) OR result_bs(33);
|
bs_C <= result_bs(16) OR result_bs(33);
|
bs_X <= result_bs(16) OR result_bs(33);
|
bs_X <= result_bs(16) OR result_bs(33);
|
WHEN "10" => --Long
|
WHEN "10" => --Long
|
ALU <= result_bs(31 downto 0) OR result_bs(64 downto 33);
|
ALU <= result_bs(31 downto 0) OR result_bs(64 downto 33);
|
bs_C <= result_bs(32) OR result_bs(65);
|
bs_C <= result_bs(32) OR result_bs(65);
|
bs_X <= result_bs(32) OR result_bs(65);
|
bs_X <= result_bs(32) OR result_bs(65);
|
WHEN OTHERS => NULL;
|
WHEN OTHERS => NULL;
|
END CASE;
|
END CASE;
|
ELSE
|
ELSE
|
IF exe_opcode(8)='0' THEN --right shift
|
IF exe_opcode(8)='0' THEN --right shift
|
ALU <= result_bs(63 downto 32);
|
ALU <= result_bs(63 downto 32);
|
ELSE --left shift
|
ELSE --left shift
|
ALU <= result_bs(31 downto 0);
|
ALU <= result_bs(31 downto 0);
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
|
|
IF(bs_shift = "000000") THEN
|
IF(bs_shift = "000000") THEN
|
IF rot_bits="10" THEN --ROX L/R
|
IF rot_bits="10" THEN --ROX L/R
|
bs_C <= Flags(4);
|
bs_C <= Flags(4);
|
ELSE
|
ELSE
|
bs_C <= '0';
|
bs_C <= '0';
|
END IF;
|
END IF;
|
bs_X <= Flags(4);
|
bs_X <= Flags(4);
|
bs_V <= '0';
|
bs_V <= '0';
|
END IF;
|
END IF;
|
|
|
-- calc ASR sign
|
-- calc ASR sign
|
BSout <= ALU;
|
BSout <= ALU;
|
asr_sign <= (OTHERS =>'0');
|
asr_sign <= (OTHERS =>'0');
|
asr_sign(32 downto 1) <= asr_sign(31 downto 0) OR hot_msb(31 downto 0);
|
asr_sign(32 downto 1) <= asr_sign(31 downto 0) OR hot_msb(31 downto 0);
|
-- IF opcode(2 downto 0)="000" AND msb='1' THEN --ASR
|
-- IF opcode(2 downto 0)="000" AND msb='1' THEN --ASR
|
IF rot_bits="00" AND exe_opcode(8)='0' AND msb='1' THEN --ASR
|
IF rot_bits="00" AND exe_opcode(8)='0' AND msb='1' THEN --ASR
|
BSout <= ALU or asr_sign(32 downto 1);
|
BSout <= ALU or asr_sign(32 downto 1);
|
IF bs_shift > ring THEN
|
IF bs_shift > ring THEN
|
bs_C <= '1';
|
bs_C <= '1';
|
bs_X <= '1';
|
bs_X <= '1';
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
|
|
vector(32 downto 0) <= '0'&OP1out;
|
vector(32 downto 0) <= '0'&OP1out;
|
CASE exe_opcode(7 downto 6) IS
|
CASE exe_opcode(7 downto 6) IS
|
WHEN "00" => --Byte
|
WHEN "00" => --Byte
|
msb <= OP1out(7);
|
msb <= OP1out(7);
|
vector(31 downto 8) <= X"000000";
|
vector(31 downto 8) <= X"000000";
|
BSout(31 downto 8) <= X"000000";
|
BSout(31 downto 8) <= X"000000";
|
IF rot_bits="10" THEN --ROX L/R
|
IF rot_bits="10" THEN --ROX L/R
|
vector(8) <= Flags(4);
|
vector(8) <= Flags(4);
|
END IF;
|
END IF;
|
WHEN "01"|"11" => --Word
|
WHEN "01"|"11" => --Word
|
msb <= OP1out(15);
|
msb <= OP1out(15);
|
vector(31 downto 16) <= X"0000";
|
vector(31 downto 16) <= X"0000";
|
BSout(31 downto 16) <= X"0000";
|
BSout(31 downto 16) <= X"0000";
|
IF rot_bits="10" THEN --ROX L/R
|
IF rot_bits="10" THEN --ROX L/R
|
vector(16) <= Flags(4);
|
vector(16) <= Flags(4);
|
END IF;
|
END IF;
|
WHEN "10" => --Long
|
WHEN "10" => --Long
|
msb <= OP1out(31);
|
msb <= OP1out(31);
|
IF rot_bits="10" THEN --ROX L/R
|
IF rot_bits="10" THEN --ROX L/R
|
vector(32) <= Flags(4);
|
vector(32) <= Flags(4);
|
END IF;
|
END IF;
|
WHEN OTHERS => NULL;
|
WHEN OTHERS => NULL;
|
END CASE;
|
END CASE;
|
|
|
hot_bit <= (OTHERS =>'0');
|
hot_bit <= (OTHERS =>'0');
|
hot_bit(conv_integer(bit_nr(5 downto 0))) <= '1';
|
hot_bit(conv_integer(bit_nr(5 downto 0))) <= '1';
|
result_bs <= vector * hot_bit(32 downto 0);
|
result_bs <= vector * hot_bit(32 downto 0);
|
-- if you don't like to use the multiplier -> uncommend next line and commend the lines before
|
-- if you don't like to use the multiplier -> uncommend next line and commend the lines before
|
-- result_bs <= std_logic_vector(unsigned('0'&X"00000000"&vector) sll to_integer(unsigned(bit_nr(5 downto 0))));
|
-- result_bs <= std_logic_vector(unsigned('0'&X"00000000"&vector) sll to_integer(unsigned(bit_nr(5 downto 0))));
|
|
|
end process;
|
end process;
|
|
|
|
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
--CCR op
|
--CCR op
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
PROCESS (clk, Reset, exe_opcode, exe_datatype, Flags, last_data_read, OP2out, flag_z, OP1IN, c_out, addsub_ofl,
|
PROCESS (clk, Reset, exe_opcode, exe_datatype, Flags, last_data_read, OP2out, flag_z, OP1IN, c_out, addsub_ofl,
|
bcd_a, bcd_a_carry, Vflag_a, exec)
|
bcd_a, bcd_a_carry, Vflag_a, exec)
|
BEGIN
|
BEGIN
|
IF exec(andiSR)='1' THEN
|
IF exec(andiSR)='1' THEN
|
CCRin <= Flags AND last_data_read(7 downto 0);
|
CCRin <= Flags AND last_data_read(7 downto 0);
|
ELSIF exec(eoriSR)='1' THEN
|
ELSIF exec(eoriSR)='1' THEN
|
CCRin <= Flags XOR last_data_read(7 downto 0);
|
CCRin <= Flags XOR last_data_read(7 downto 0);
|
ELSIF exec(oriSR)='1' THEN
|
ELSIF exec(oriSR)='1' THEN
|
CCRin <= Flags OR last_data_read(7 downto 0);
|
CCRin <= Flags OR last_data_read(7 downto 0);
|
ELSE
|
ELSE
|
CCRin <= OP2out(7 downto 0);
|
CCRin <= OP2out(7 downto 0);
|
END IF;
|
END IF;
|
|
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
--Flags
|
--Flags
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
flag_z <= "000";
|
flag_z <= "000";
|
IF exec(use_XZFlag)='1' AND flags(2)='0' THEN
|
IF exec(use_XZFlag)='1' AND flags(2)='0' THEN
|
flag_z <= "000";
|
flag_z <= "000";
|
ELSIF OP1in(7 downto 0)="00000000" THEN
|
ELSIF OP1in(7 downto 0)="00000000" THEN
|
flag_z(0) <= '1';
|
flag_z(0) <= '1';
|
IF OP1in(15 downto 8)="00000000" THEN
|
IF OP1in(15 downto 8)="00000000" THEN
|
flag_z(1) <= '1';
|
flag_z(1) <= '1';
|
IF OP1in(31 downto 16)="0000000000000000" THEN
|
IF OP1in(31 downto 16)="0000000000000000" THEN
|
flag_z(2) <= '1';
|
flag_z(2) <= '1';
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
|
|
-- --Flags NZVC
|
-- --Flags NZVC
|
IF exe_datatype="00" THEN --Byte
|
IF exe_datatype="00" THEN --Byte
|
set_flags <= OP1IN(7)&flag_z(0)&addsub_ofl(0)&c_out(0);
|
set_flags <= OP1IN(7)&flag_z(0)&addsub_ofl(0)&c_out(0);
|
IF exec(opcABCD)='1' OR exec(opcSBCD)='1' THEN
|
IF exec(opcABCD)='1' OR exec(opcSBCD)='1' THEN
|
set_flags(0) <= bcd_a_carry;
|
set_flags(0) <= bcd_a_carry;
|
set_flags(1) <= Vflag_a;
|
set_flags(1) <= Vflag_a;
|
END IF;
|
END IF;
|
ELSIF exe_datatype="10" OR exec(opcCPMAW)='1' THEN --Long
|
ELSIF exe_datatype="10" OR exec(opcCPMAW)='1' THEN --Long
|
set_flags <= OP1IN(31)&flag_z(2)&addsub_ofl(2)&c_out(2);
|
set_flags <= OP1IN(31)&flag_z(2)&addsub_ofl(2)&c_out(2);
|
ELSE --Word
|
ELSE --Word
|
set_flags <= OP1IN(15)&flag_z(1)&addsub_ofl(1)&c_out(1);
|
set_flags <= OP1IN(15)&flag_z(1)&addsub_ofl(1)&c_out(1);
|
END IF;
|
END IF;
|
|
|
IF rising_edge(clk) THEN
|
IF rising_edge(clk) THEN
|
IF clkena_lw = '1' THEN
|
IF Reset='1' THEN
|
|
Flags(7 downto 0) <= "00000000";
|
|
ELSIF clkena_lw = '1' THEN
|
IF exec(directSR)='1' OR set_stop='1' THEN
|
IF exec(directSR)='1' OR set_stop='1' THEN
|
Flags(7 downto 0) <= data_read(7 downto 0);
|
Flags(7 downto 0) <= data_read(7 downto 0);
|
END IF;
|
END IF;
|
IF exec(directCCR)='1' THEN
|
IF exec(directCCR)='1' THEN
|
Flags(7 downto 0) <= data_read(7 downto 0);
|
Flags(7 downto 0) <= data_read(7 downto 0);
|
END IF;
|
END IF;
|
|
|
IF exec(opcROT)='1' AND decodeOPC='0' THEN
|
IF exec(opcROT)='1' AND decodeOPC='0' THEN
|
asl_VFlag <= ((set_flags(3) XOR rot_rot) OR asl_VFlag);
|
asl_VFlag <= ((set_flags(3) XOR rot_rot) OR asl_VFlag);
|
ELSE
|
ELSE
|
asl_VFlag <= '0';
|
asl_VFlag <= '0';
|
END IF;
|
END IF;
|
IF exec(to_CCR)='1' THEN
|
IF exec(to_CCR)='1' THEN
|
Flags(7 downto 0) <= CCRin(7 downto 0); --CCR
|
Flags(7 downto 0) <= CCRin(7 downto 0); --CCR
|
ELSIF Z_error='1' THEN
|
ELSIF Z_error='1' THEN
|
IF exe_opcode(8)='0' THEN
|
IF exe_opcode(8)='0' THEN
|
-- Flags(3 downto 0) <= reg_QA(31)&"000";
|
-- Flags(3 downto 0) <= reg_QA(31)&"000";
|
Flags(3 downto 0) <= '0'&NOT reg_QA(31)&"00";
|
Flags(3 downto 0) <= '0'&NOT reg_QA(31)&"00";
|
ELSE
|
ELSE
|
Flags(3 downto 0) <= "0100";
|
Flags(3 downto 0) <= "0100";
|
END IF;
|
END IF;
|
ELSIF exec(no_Flags)='0' THEN
|
ELSIF exec(no_Flags)='0' THEN
|
IF exec(opcADD)='1' THEN
|
IF exec(opcADD)='1' THEN
|
Flags(4) <= set_flags(0);
|
Flags(4) <= set_flags(0);
|
ELSIF exec(opcROT)='1' AND rot_bits/="11" AND exec(rot_nop)='0' THEN
|
ELSIF exec(opcROT)='1' AND rot_bits/="11" AND exec(rot_nop)='0' THEN
|
Flags(4) <= rot_X;
|
Flags(4) <= rot_X;
|
ELSIF exec(exec_BS)='1' THEN
|
ELSIF exec(exec_BS)='1' THEN
|
Flags(4) <= BS_X;
|
Flags(4) <= BS_X;
|
END IF;
|
END IF;
|
|
|
IF (exec(opcADD) OR exec(opcCMP))='1' THEN
|
IF (exec(opcADD) OR exec(opcCMP))='1' THEN
|
Flags(3 downto 0) <= set_flags;
|
Flags(3 downto 0) <= set_flags;
|
ELSIF exec(opcDIVU)='1' AND DIV_Mode/=3 THEN
|
ELSIF exec(opcDIVU)='1' AND DIV_Mode/=3 THEN
|
IF V_Flag='1' THEN
|
IF V_Flag='1' THEN
|
Flags(3 downto 0) <= "1010";
|
Flags(3 downto 0) <= "1010";
|
ELSE
|
ELSE
|
Flags(3 downto 0) <= OP1IN(15)&flag_z(1)&"00";
|
Flags(3 downto 0) <= OP1IN(15)&flag_z(1)&"00";
|
END IF;
|
END IF;
|
ELSIF exec(write_reminder)='1' AND MUL_Mode/=3 THEN -- z-flag MULU.l
|
ELSIF exec(write_reminder)='1' AND MUL_Mode/=3 THEN -- z-flag MULU.l
|
Flags(3) <= set_flags(3);
|
Flags(3) <= set_flags(3);
|
Flags(2) <= set_flags(2) AND Flags(2);
|
Flags(2) <= set_flags(2) AND Flags(2);
|
Flags(1) <= '0';
|
Flags(1) <= '0';
|
Flags(0) <= '0';
|
Flags(0) <= '0';
|
ELSIF exec(write_lowlong)='1' AND (MUL_Mode=1 OR MUL_Mode=2) THEN -- flag MULU.l
|
ELSIF exec(write_lowlong)='1' AND (MUL_Mode=1 OR MUL_Mode=2) THEN -- flag MULU.l
|
Flags(3) <= set_flags(3);
|
Flags(3) <= set_flags(3);
|
Flags(2) <= set_flags(2);
|
Flags(2) <= set_flags(2);
|
Flags(1) <= set_mV_Flag; --V
|
Flags(1) <= set_mV_Flag; --V
|
Flags(0) <= '0';
|
Flags(0) <= '0';
|
ELSIF exec(opcOR)='1' OR exec(opcAND)='1' OR exec(opcEOR)='1' OR exec(opcMOVE)='1' OR exec(opcMOVEQ)='1' OR exec(opcSWAP)='1' OR exec(opcBF)='1' OR (exec(opcMULU)='1' AND MUL_Mode/=3) THEN
|
ELSIF exec(opcOR)='1' OR exec(opcAND)='1' OR exec(opcEOR)='1' OR exec(opcMOVE)='1' OR exec(opcMOVEQ)='1' OR exec(opcSWAP)='1' OR exec(opcBF)='1' OR (exec(opcMULU)='1' AND MUL_Mode/=3) THEN
|
Flags(1 downto 0) <= "00";
|
Flags(1 downto 0) <= "00";
|
Flags(3 downto 2) <= set_flags(3 downto 2);
|
Flags(3 downto 2) <= set_flags(3 downto 2);
|
IF exec(opcBF)='1' THEN
|
IF exec(opcBF)='1' THEN
|
Flags(3) <= bf_NFlag;
|
Flags(3) <= bf_NFlag;
|
END IF;
|
END IF;
|
ELSIF exec(opcROT)='1' THEN
|
ELSIF exec(opcROT)='1' THEN
|
Flags(3 downto 2) <= set_flags(3 downto 2);
|
Flags(3 downto 2) <= set_flags(3 downto 2);
|
Flags(0) <= rot_C;
|
Flags(0) <= rot_C;
|
IF rot_bits="00" AND ((set_flags(3) XOR rot_rot) OR asl_VFlag)='1' THEN --ASL/ASR
|
IF rot_bits="00" AND ((set_flags(3) XOR rot_rot) OR asl_VFlag)='1' THEN --ASL/ASR
|
Flags(1) <= '1';
|
Flags(1) <= '1';
|
ELSE
|
ELSE
|
Flags(1) <= '0';
|
Flags(1) <= '0';
|
END IF;
|
END IF;
|
ELSIF exec(exec_BS)='1' THEN
|
ELSIF exec(exec_BS)='1' THEN
|
Flags(3 downto 2) <= set_flags(3 downto 2);
|
Flags(3 downto 2) <= set_flags(3 downto 2);
|
Flags(0) <= BS_C;
|
Flags(0) <= BS_C;
|
Flags(1) <= BS_V;
|
Flags(1) <= BS_V;
|
ELSIF exec(opcBITS)='1' THEN
|
ELSIF exec(opcBITS)='1' THEN
|
Flags(2) <= NOT one_bit_in;
|
Flags(2) <= NOT one_bit_in;
|
ELSIF exec(opcCHK)='1' THEN
|
ELSIF exec(opcCHK)='1' THEN
|
IF exe_datatype="01" THEN --Word
|
IF exe_datatype="01" THEN --Word
|
Flags(3) <= OP1out(15);
|
Flags(3) <= OP1out(15);
|
ELSE
|
ELSE
|
Flags(3) <= OP1out(31);
|
Flags(3) <= OP1out(31);
|
END IF;
|
END IF;
|
IF OP1out(15 downto 0)=X"0000" AND (exe_datatype="01" OR OP1out(31 downto 16)=X"0000") THEN
|
IF OP1out(15 downto 0)=X"0000" AND (exe_datatype="01" OR OP1out(31 downto 16)=X"0000") THEN
|
Flags(2) <='1';
|
Flags(2) <='1';
|
ELSE
|
ELSE
|
Flags(2) <='0';
|
Flags(2) <='0';
|
END IF;
|
END IF;
|
Flags(1 downto 0) <= "00";
|
Flags(1 downto 0) <= "00";
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
Flags(7 downto 5) <= "000";
|
Flags(7 downto 5) <= "000";
|
END IF;
|
END IF;
|
END PROCESS;
|
END PROCESS;
|
|
|
---------------------------------------------------------------------------------
|
---------------------------------------------------------------------------------
|
------ MULU/MULS
|
------ MULU/MULS
|
---------------------------------------------------------------------------------
|
---------------------------------------------------------------------------------
|
PROCESS (exe_opcode, OP2out, muls_msb, mulu_reg, FAsign, mulu_sign, reg_QA, faktorA, faktorB, result_mulu, signedOP)
|
PROCESS (exe_opcode, OP2out, muls_msb, mulu_reg, FAsign, mulu_sign, reg_QA, faktorA, faktorB, result_mulu, signedOP)
|
--PROCESS (exec, reg_QA, OP2out, faktorA, faktorB, signedOP)
|
--PROCESS (exec, reg_QA, OP2out, faktorA, faktorB, signedOP)
|
BEGIN
|
BEGIN
|
IF MUL_Hardware=1 THEN
|
IF MUL_Hardware=1 THEN
|
-- IF exe_opcode(15)='1' OR MUL_Mode=0 THEN -- 16 Bit
|
-- IF exe_opcode(15)='1' OR MUL_Mode=0 THEN -- 16 Bit
|
IF MUL_Mode=0 THEN -- 16 Bit
|
IF MUL_Mode=0 THEN -- 16 Bit
|
IF signedOP='1' AND reg_QA(15)='1' THEN
|
IF signedOP='1' AND reg_QA(15)='1' THEN
|
faktorA <= X"FFFFFFFF";
|
faktorA <= X"FFFFFFFF";
|
ELSE
|
ELSE
|
faktorA <= X"00000000";
|
faktorA <= X"00000000";
|
END IF;
|
END IF;
|
IF signedOP='1' AND OP2out(15)='1' THEN
|
IF signedOP='1' AND OP2out(15)='1' THEN
|
faktorB <= X"FFFFFFFF";
|
faktorB <= X"FFFFFFFF";
|
ELSE
|
ELSE
|
faktorB <= X"00000000";
|
faktorB <= X"00000000";
|
END IF;
|
END IF;
|
result_mulu(63 downto 0) <= (faktorA(15 downto 0) & reg_QA(15 downto 0)) * (faktorB(15 downto 0) & OP2out(15 downto 0));
|
result_mulu(63 downto 0) <= (faktorA(15 downto 0) & reg_QA(15 downto 0)) * (faktorB(15 downto 0) & OP2out(15 downto 0));
|
ELSE
|
ELSE
|
IF exe_opcode(15)='1' THEN -- 16 Bit
|
IF exe_opcode(15)='1' THEN -- 16 Bit
|
IF signedOP='1' AND reg_QA(15)='1' THEN
|
IF signedOP='1' AND reg_QA(15)='1' THEN
|
faktorA <= X"FFFFFFFF";
|
faktorA <= X"FFFFFFFF";
|
ELSE
|
ELSE
|
faktorA <= X"00000000";
|
faktorA <= X"00000000";
|
END IF;
|
END IF;
|
IF signedOP='1' AND OP2out(15)='1' THEN
|
IF signedOP='1' AND OP2out(15)='1' THEN
|
faktorB <= X"FFFFFFFF";
|
faktorB <= X"FFFFFFFF";
|
ELSE
|
ELSE
|
faktorB <= X"00000000";
|
faktorB <= X"00000000";
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
faktorA(15 downto 0) <= reg_QA(31 downto 16);
|
faktorA(15 downto 0) <= reg_QA(31 downto 16);
|
faktorB(15 downto 0) <= OP2out(31 downto 16);
|
faktorB(15 downto 0) <= OP2out(31 downto 16);
|
IF signedOP='1' AND reg_QA(31)='1' THEN
|
IF signedOP='1' AND reg_QA(31)='1' THEN
|
faktorA(31 downto 16) <= X"FFFF";
|
faktorA(31 downto 16) <= X"FFFF";
|
ELSE
|
ELSE
|
faktorA(31 downto 16) <= X"0000";
|
faktorA(31 downto 16) <= X"0000";
|
END IF;
|
END IF;
|
IF signedOP='1' AND OP2out(31)='1' THEN
|
IF signedOP='1' AND OP2out(31)='1' THEN
|
faktorB(31 downto 16) <= X"FFFF";
|
faktorB(31 downto 16) <= X"FFFF";
|
ELSE
|
ELSE
|
faktorB(31 downto 16) <= X"0000";
|
faktorB(31 downto 16) <= X"0000";
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
result_mulu(127 downto 0) <= (faktorA(31 downto 16) & faktorA(31 downto 0) & reg_QA(15 downto 0)) * (faktorB(31 downto 16) & faktorB(31 downto 0) & OP2out(15 downto 0));
|
result_mulu(127 downto 0) <= (faktorA(31 downto 16) & faktorA(31 downto 0) & reg_QA(15 downto 0)) * (faktorB(31 downto 16) & faktorB(31 downto 0) & OP2out(15 downto 0));
|
END IF;
|
END IF;
|
-- END PROCESS;
|
-- END PROCESS;
|
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
---- MULU/MULS
|
---- MULU/MULS
|
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
--PROCESS (exe_opcode, OP2out, muls_msb, mulu_reg, FAsign, mulu_sign, reg_QA, faktorB, result_mulu, signedOP)
|
--PROCESS (exe_opcode, OP2out, muls_msb, mulu_reg, FAsign, mulu_sign, reg_QA, faktorB, result_mulu, signedOP)
|
-- BEGIN
|
-- BEGIN
|
ELSE
|
ELSE
|
IF (signedOP='1' AND faktorB(31)='1') OR FAsign='1' THEN
|
IF (signedOP='1' AND faktorB(31)='1') OR FAsign='1' THEN
|
muls_msb <= mulu_reg(63);
|
muls_msb <= mulu_reg(63);
|
ELSE
|
ELSE
|
muls_msb <= '0';
|
muls_msb <= '0';
|
END IF;
|
END IF;
|
|
|
IF signedOP='1' AND faktorB(31)='1' THEN
|
IF signedOP='1' AND faktorB(31)='1' THEN
|
mulu_sign <= '1';
|
mulu_sign <= '1';
|
ELSE
|
ELSE
|
mulu_sign <= '0';
|
mulu_sign <= '0';
|
END IF;
|
END IF;
|
|
|
IF MUL_Mode=0 THEN -- 16 Bit
|
IF MUL_Mode=0 THEN -- 16 Bit
|
result_mulu(63 downto 32) <= muls_msb&mulu_reg(63 downto 33);
|
result_mulu(63 downto 32) <= muls_msb&mulu_reg(63 downto 33);
|
result_mulu(15 downto 0) <= 'X'&mulu_reg(15 downto 1);
|
result_mulu(15 downto 0) <= 'X'&mulu_reg(15 downto 1);
|
IF mulu_reg(0)='1' THEN
|
IF mulu_reg(0)='1' THEN
|
IF FAsign='1' THEN
|
IF FAsign='1' THEN
|
result_mulu(63 downto 47) <= (muls_msb&mulu_reg(63 downto 48)-(mulu_sign&faktorB(31 downto 16)));
|
result_mulu(63 downto 47) <= (muls_msb&mulu_reg(63 downto 48)-(mulu_sign&faktorB(31 downto 16)));
|
ELSE
|
ELSE
|
result_mulu(63 downto 47) <= (muls_msb&mulu_reg(63 downto 48)+(mulu_sign&faktorB(31 downto 16)));
|
result_mulu(63 downto 47) <= (muls_msb&mulu_reg(63 downto 48)+(mulu_sign&faktorB(31 downto 16)));
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
ELSE -- 32 Bit
|
ELSE -- 32 Bit
|
result_mulu(63 downto 0) <= muls_msb&mulu_reg(63 downto 1);
|
result_mulu(63 downto 0) <= muls_msb&mulu_reg(63 downto 1);
|
IF mulu_reg(0)='1' THEN
|
IF mulu_reg(0)='1' THEN
|
IF FAsign='1' THEN
|
IF FAsign='1' THEN
|
result_mulu(63 downto 31) <= (muls_msb&mulu_reg(63 downto 32)-(mulu_sign&faktorB));
|
result_mulu(63 downto 31) <= (muls_msb&mulu_reg(63 downto 32)-(mulu_sign&faktorB));
|
ELSE
|
ELSE
|
result_mulu(63 downto 31) <= (muls_msb&mulu_reg(63 downto 32)+(mulu_sign&faktorB));
|
result_mulu(63 downto 31) <= (muls_msb&mulu_reg(63 downto 32)+(mulu_sign&faktorB));
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
IF exe_opcode(15)='1' OR MUL_Mode=0 THEN
|
IF exe_opcode(15)='1' OR MUL_Mode=0 THEN
|
faktorB(31 downto 16) <= OP2out(15 downto 0);
|
faktorB(31 downto 16) <= OP2out(15 downto 0);
|
faktorB(15 downto 0) <= (OTHERS=>'0');
|
faktorB(15 downto 0) <= (OTHERS=>'0');
|
ELSE
|
ELSE
|
faktorB <= OP2out;
|
faktorB <= OP2out;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
IF (result_mulu(63 downto 32)=X"00000000" AND (signedOP='0' OR result_mulu(31)='0')) OR
|
IF (result_mulu(63 downto 32)=X"00000000" AND (signedOP='0' OR result_mulu(31)='0')) OR
|
(result_mulu(63 downto 32)=X"FFFFFFFF" AND signedOP='1' AND result_mulu(31)='1') THEN
|
(result_mulu(63 downto 32)=X"FFFFFFFF" AND signedOP='1' AND result_mulu(31)='1') THEN
|
set_mV_Flag <= '0';
|
set_mV_Flag <= '0';
|
ELSE
|
ELSE
|
set_mV_Flag <= '1';
|
set_mV_Flag <= '1';
|
END IF;
|
END IF;
|
END PROCESS;
|
END PROCESS;
|
|
|
PROCESS (clk)
|
PROCESS (clk)
|
BEGIN
|
BEGIN
|
IF rising_edge(clk) THEN
|
IF rising_edge(clk) THEN
|
IF clkena_lw='1' THEN
|
IF clkena_lw='1' THEN
|
IF MUL_Hardware=0 THEN
|
IF MUL_Hardware=0 THEN
|
IF micro_state=mul1 THEN
|
IF micro_state=mul1 THEN
|
mulu_reg(63 downto 32) <= (OTHERS=>'0');
|
mulu_reg(63 downto 32) <= (OTHERS=>'0');
|
IF divs='1' AND ((exe_opcode(15)='1' AND reg_QA(15)='1') OR (exe_opcode(15)='0' AND reg_QA(31)='1')) THEN --MULS Neg faktor
|
IF divs='1' AND ((exe_opcode(15)='1' AND reg_QA(15)='1') OR (exe_opcode(15)='0' AND reg_QA(31)='1')) THEN --MULS Neg faktor
|
FAsign <= '1';
|
FAsign <= '1';
|
mulu_reg(31 downto 0) <= 0-reg_QA;
|
mulu_reg(31 downto 0) <= 0-reg_QA;
|
ELSE
|
ELSE
|
FAsign <= '0';
|
FAsign <= '0';
|
mulu_reg(31 downto 0) <= reg_QA;
|
mulu_reg(31 downto 0) <= reg_QA;
|
END IF;
|
END IF;
|
ELSIF exec(opcMULU)='0' THEN
|
ELSIF exec(opcMULU)='0' THEN
|
mulu_reg(63 downto 32) <= (OTHERS=>'-');
|
mulu_reg(63 downto 32) <= (OTHERS=>'-');
|
mulu_reg <= result_mulu(63 downto 0);
|
mulu_reg <= result_mulu(63 downto 0);
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
mulu_reg(31 downto 0) <= result_mulu(63 downto 32);
|
mulu_reg(31 downto 0) <= result_mulu(63 downto 32);
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END PROCESS;
|
END PROCESS;
|
|
|
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
---- DIVU/DIVS
|
---- DIVU/DIVS
|
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
|
|
PROCESS (execOPC, OP1out, OP2out, div_reg, div_neg, div_bit, div_sub, div_quot, OP1_sign, div_over, result_div, reg_QA, opcode, sndOPC, divs, exe_opcode, reg_QB,
|
PROCESS (execOPC, OP1out, OP2out, div_reg, div_neg, div_bit, div_sub, div_quot, OP1_sign, div_over, result_div, reg_QA, opcode, sndOPC, divs, exe_opcode, reg_QB,
|
signedOP, nozero, div_qsign, OP2outext)
|
signedOP, nozero, div_qsign, OP2outext)
|
BEGIN
|
BEGIN
|
divs <= (opcode(15) AND opcode(8)) OR (NOT opcode(15) AND sndOPC(11));
|
divs <= (opcode(15) AND opcode(8)) OR (NOT opcode(15) AND sndOPC(11));
|
divisor(15 downto 0) <= (OTHERS=> '0');
|
divisor(15 downto 0) <= (OTHERS=> '0');
|
divisor(63 downto 32) <= (OTHERS=> divs AND reg_QA(31));
|
divisor(63 downto 32) <= (OTHERS=> divs AND reg_QA(31));
|
IF exe_opcode(15)='1' OR DIV_Mode=0 THEN
|
IF exe_opcode(15)='1' OR DIV_Mode=0 THEN
|
divisor(47 downto 16) <= reg_QA;
|
divisor(47 downto 16) <= reg_QA;
|
ELSE
|
ELSE
|
divisor(31 downto 0) <= reg_QA;
|
divisor(31 downto 0) <= reg_QA;
|
IF exe_opcode(14)='1' AND sndOPC(10)='1' THEN
|
IF exe_opcode(14)='1' AND sndOPC(10)='1' THEN
|
divisor(63 downto 32) <= reg_QB;
|
divisor(63 downto 32) <= reg_QB;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
IF signedOP='1' OR opcode(15)='0' THEN
|
IF signedOP='1' OR opcode(15)='0' THEN
|
OP2outext <= OP2out(31 downto 16);
|
OP2outext <= OP2out(31 downto 16);
|
ELSE
|
ELSE
|
OP2outext <= (OTHERS=> '0');
|
OP2outext <= (OTHERS=> '0');
|
END IF;
|
END IF;
|
IF signedOP='1' AND OP2out(31) ='1' THEN
|
IF signedOP='1' AND OP2out(31) ='1' THEN
|
div_sub <= (div_reg(63 downto 31))+('1'&OP2out(31 downto 0));
|
div_sub <= (div_reg(63 downto 31))+('1'&OP2out(31 downto 0));
|
ELSE
|
ELSE
|
div_sub <= (div_reg(63 downto 31))-('0'&OP2outext(15 downto 0)&OP2out(15 downto 0));
|
div_sub <= (div_reg(63 downto 31))-('0'&OP2outext(15 downto 0)&OP2out(15 downto 0));
|
END IF;
|
END IF;
|
IF DIV_Mode=0 THEN
|
IF DIV_Mode=0 THEN
|
div_bit <= div_sub(16);
|
div_bit <= div_sub(16);
|
ELSE
|
ELSE
|
div_bit <= div_sub(32);
|
div_bit <= div_sub(32);
|
END IF;
|
END IF;
|
IF div_bit='1' THEN
|
IF div_bit='1' THEN
|
div_quot(63 downto 32) <= div_reg(62 downto 31);
|
div_quot(63 downto 32) <= div_reg(62 downto 31);
|
ELSE
|
ELSE
|
div_quot(63 downto 32) <= div_sub(31 downto 0);
|
div_quot(63 downto 32) <= div_sub(31 downto 0);
|
END IF;
|
END IF;
|
div_quot(31 downto 0) <= div_reg(30 downto 0)&NOT div_bit;
|
div_quot(31 downto 0) <= div_reg(30 downto 0)&NOT div_bit;
|
|
|
|
|
IF ((nozero='1' AND signedOP='1' AND (OP2out(31) XOR OP1_sign XOR div_neg XOR div_qsign)='1' ) --Overflow DIVS
|
IF ((nozero='1' AND signedOP='1' AND (OP2out(31) XOR OP1_sign XOR div_neg XOR div_qsign)='1' ) --Overflow DIVS
|
OR (signedOP='0' AND div_over(32)='0')) AND DIV_Mode/=3 THEN --Overflow DIVU
|
OR (signedOP='0' AND div_over(32)='0')) AND DIV_Mode/=3 THEN --Overflow DIVU
|
set_V_Flag <= '1';
|
set_V_Flag <= '1';
|
ELSE
|
ELSE
|
set_V_Flag <= '0';
|
set_V_Flag <= '0';
|
END IF;
|
END IF;
|
END PROCESS;
|
END PROCESS;
|
|
|
PROCESS (clk)
|
PROCESS (clk)
|
BEGIN
|
BEGIN
|
IF rising_edge(clk) THEN
|
IF rising_edge(clk) THEN
|
IF clkena_lw='1' THEN
|
IF clkena_lw='1' THEN
|
V_Flag <= set_V_Flag;
|
V_Flag <= set_V_Flag;
|
signedOP <= divs;
|
signedOP <= divs;
|
IF micro_state=div1 THEN
|
IF micro_state=div1 THEN
|
nozero <= '0';
|
nozero <= '0';
|
IF divs='1' AND divisor(63)='1' THEN -- Neg divisor
|
IF divs='1' AND divisor(63)='1' THEN -- Neg divisor
|
OP1_sign <= '1';
|
OP1_sign <= '1';
|
div_reg <= 0-divisor;
|
div_reg <= 0-divisor;
|
ELSE
|
ELSE
|
OP1_sign <= '0';
|
OP1_sign <= '0';
|
div_reg <= divisor;
|
div_reg <= divisor;
|
END IF;
|
END IF;
|
ELSE
|
ELSE
|
div_reg <= div_quot;
|
div_reg <= div_quot;
|
nozero <= NOT div_bit OR nozero;
|
nozero <= NOT div_bit OR nozero;
|
END IF;
|
END IF;
|
IF micro_state=div2 THEN
|
IF micro_state=div2 THEN
|
div_qsign <= NOT div_bit;
|
div_qsign <= NOT div_bit;
|
div_neg <= signedOP AND (OP2out(31) XOR OP1_sign);
|
div_neg <= signedOP AND (OP2out(31) XOR OP1_sign);
|
IF DIV_Mode=0 THEN
|
IF DIV_Mode=0 THEN
|
div_over(32 downto 16) <= ('0'&div_reg(47 downto 32))-('0'&OP2out(15 downto 0));
|
div_over(32 downto 16) <= ('0'&div_reg(47 downto 32))-('0'&OP2out(15 downto 0));
|
ELSE
|
ELSE
|
div_over <= ('0'&div_reg(63 downto 32))-('0'&OP2out);
|
div_over <= ('0'&div_reg(63 downto 32))-('0'&OP2out);
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
IF exec(write_reminder)='0' THEN
|
IF exec(write_reminder)='0' THEN
|
-- IF exec_DIVU='0' THEN
|
-- IF exec_DIVU='0' THEN
|
IF div_neg='1' THEN
|
IF div_neg='1' THEN
|
result_div(31 downto 0) <= 0-div_quot(31 downto 0);
|
result_div(31 downto 0) <= 0-div_quot(31 downto 0);
|
ELSE
|
ELSE
|
result_div(31 downto 0) <= div_quot(31 downto 0);
|
result_div(31 downto 0) <= div_quot(31 downto 0);
|
END IF;
|
END IF;
|
|
|
IF OP1_sign='1' THEN
|
IF OP1_sign='1' THEN
|
result_div(63 downto 32) <= 0-div_quot(63 downto 32);
|
result_div(63 downto 32) <= 0-div_quot(63 downto 32);
|
ELSE
|
ELSE
|
result_div(63 downto 32) <= div_quot(63 downto 32);
|
result_div(63 downto 32) <= div_quot(63 downto 32);
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END PROCESS;
|
END PROCESS;
|
END;
|
END;
|
|
|
