OpenCores
URL https://opencores.org/ocsvn/theia_gpu/theia_gpu/trunk

Subversion Repositories theia_gpu

[/] [theia_gpu/] [branches/] [gpu_8_cores/] [rtl/] [GPU/] [CORES/] [MEM/] [Module_ControlRegister.v] - Diff between revs 93 and 128

Only display areas with differences | Details | Blame | View Log

Rev 93 Rev 128
`timescale 1ns / 1ps
`timescale 1ns / 1ps
`include "aDefinitions.v"
`include "aDefinitions.v"
 
 
//-------------------------------------------------------------------
//-------------------------------------------------------------------
module ControlRegister
module ControlRegister
(
(
        input wire Clock,
        input wire Clock,
        input wire Reset,
        input wire Reset,
        input wire[15:0] iControlRegister,
        input wire[15:0] iControlRegister,
        output wire[15:0] oControlRegister
        output wire[15:0] oControlRegister
);
);
 
 
reg [15:0] rControlRegister;
reg [15:0] rControlRegister;
 
 
assign oControlRegister = rControlRegister;
assign oControlRegister = rControlRegister;
 
 
always @ (posedge Clock)
always @ (posedge Clock)
begin
begin
        if ( Reset )
        if ( Reset )
                rControlRegister <= 16'b0;
                rControlRegister <= 16'b0;
        else
        else
        begin
        begin
                rControlRegister <= iControlRegister;
                rControlRegister <= iControlRegister;
        end
        end
end
end
 
 
endmodule
endmodule
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.