`timescale 1ns / 1ps
|
`timescale 1ns / 1ps
|
// ============================================================================
|
// ============================================================================
|
// __
|
// __
|
// \\__/ o\ (C) 2017-2018 Robert Finch, Waterloo
|
// \\__/ o\ (C) 2017-2018 Robert Finch, Waterloo
|
// \ __ / All rights reserved.
|
// \ __ / All rights reserved.
|
// \/_// robfinch<remove>@finitron.ca
|
// \/_// robfinch<remove>@finitron.ca
|
// ||
|
// ||
|
//
|
//
|
// FT64_pit.v
|
// FT64_pit.v
|
// - programmable interval timer
|
// - programmable interval timer
|
//
|
//
|
//
|
//
|
// This source file is free software: you can redistribute it and/or modify
|
// This source file is free software: you can redistribute it and/or modify
|
// it under the terms of the GNU Lesser General Public License as published
|
// it under the terms of the GNU Lesser General Public License as published
|
// by the Free Software Foundation, either version 3 of the License, or
|
// by the Free Software Foundation, either version 3 of the License, or
|
// (at your option) any later version.
|
// (at your option) any later version.
|
//
|
//
|
// This source file is distributed in the hope that it will be useful,
|
// This source file is distributed in the hope that it will be useful,
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
// GNU General Public License for more details.
|
// GNU General Public License for more details.
|
//
|
//
|
// You should have received a copy of the GNU General Public License
|
// You should have received a copy of the GNU General Public License
|
// along with this program. If not, see <http://www.gnu.org/licenses/>.
|
// along with this program. If not, see <http://www.gnu.org/licenses/>.
|
//
|
//
|
//
|
//
|
// Reg Description
|
// Reg Description
|
// 00 current count (read only)
|
// 00 current count (read only)
|
// 04 max count (read-write)
|
// 04 max count (read-write)
|
// 08 on time (read-write)
|
// 08 on time (read-write)
|
// 0C control
|
// 0C control
|
// byte 0 for counter 0, byte 1 for counter 1, byte 2 for counter 2
|
// byte 0 for counter 0, byte 1 for counter 1, byte 2 for counter 2
|
// bit in byte
|
// bit in byte
|
// 0 = 1 = load, automatically clears
|
// 0 = 1 = load, automatically clears
|
// 1 = 1 = enable counting, 0 = disable counting
|
// 1 = 1 = enable counting, 0 = disable counting
|
// 2 = 1 = auto-reload on terminal count, 0 = no reload
|
// 2 = 1 = auto-reload on terminal count, 0 = no reload
|
// 3 = 1 = use external clock, 0 = internal clk_i
|
// 3 = 1 = use external clock, 0 = internal clk_i
|
// 4 = 1 = use gate to enable count, 0 = ignore gate
|
// 4 = 1 = use gate to enable count, 0 = ignore gate
|
// 10 current count 1
|
// 10 current count 1
|
// 14 max count 1
|
// 14 max count 1
|
// 18 on time 1
|
// 18 on time 1
|
// 20 current count 2
|
// 20 current count 2
|
// 24 max count 2
|
// 24 max count 2
|
// 28 on time 2
|
// 28 on time 2
|
//
|
//
|
// - all three counter controls can be written at the same time with a
|
// - all three counter controls can be written at the same time with a
|
// single instruction allowing synchronization of the counters.
|
// single instruction allowing synchronization of the counters.
|
// ============================================================================
|
// ============================================================================
|
//
|
//
|
module FT64_pit(rst_i, clk_i, cs_i, cyc_i, stb_i, ack_o, sel_i, we_i, adr_i, dat_i, dat_o,
|
module FT64_pit(rst_i, clk_i, cs_i, cyc_i, stb_i, ack_o, sel_i, we_i, adr_i, dat_i, dat_o,
|
clk0, gate0, out0, clk1, gate1, out1, clk2, gate2, out2
|
clk0, gate0, out0, clk1, gate1, out1, clk2, gate2, out2
|
);
|
);
|
input rst_i;
|
input rst_i;
|
input clk_i;
|
input clk_i;
|
input cs_i;
|
input cs_i;
|
input cyc_i;
|
input cyc_i;
|
input stb_i;
|
input stb_i;
|
output ack_o;
|
output ack_o;
|
input [3:0] sel_i;
|
input [3:0] sel_i;
|
input we_i;
|
input we_i;
|
input [5:0] adr_i;
|
input [5:0] adr_i;
|
input [31:0] dat_i;
|
input [31:0] dat_i;
|
output reg [31:0] dat_o;
|
output reg [31:0] dat_o;
|
input clk0;
|
input clk0;
|
input gate0;
|
input gate0;
|
output out0;
|
output out0;
|
input clk1;
|
input clk1;
|
input gate1;
|
input gate1;
|
output out1;
|
output out1;
|
input clk2;
|
input clk2;
|
input gate2;
|
input gate2;
|
output out2;
|
output out2;
|
|
|
integer n;
|
integer n;
|
reg [31:0] maxcount [0:2];
|
reg [31:0] maxcount [0:2];
|
reg [31:0] count [0:2];
|
reg [31:0] count [0:2];
|
reg [31:0] ont [0:2];
|
reg [31:0] ont [0:2];
|
wire [2:0] gate;
|
wire [2:0] gate;
|
wire [2:0] pulse;
|
wire [2:0] pulse;
|
reg ld [0:2];
|
reg ld [0:2];
|
reg ce [0:2];
|
reg ce [0:2];
|
reg ar [0:2];
|
reg ar [0:2];
|
reg ge [0:2];
|
reg ge [0:2];
|
reg xc [0:2];
|
reg xc [0:2];
|
reg out [0:2];
|
reg out [0:2];
|
|
|
wire cs = cyc_i & stb_i & cs_i;
|
wire cs = cyc_i & stb_i & cs_i;
|
reg rdy;
|
reg rdy;
|
always @(posedge clk_i)
|
always @(posedge clk_i)
|
rdy <= cs;
|
rdy <= cs;
|
assign ack_o = cs ? (we_i ? 1'b1 : rdy) : 1'b0;
|
assign ack_o = cs ? (we_i ? 1'b1 : rdy) : 1'b0;
|
|
|
assign out0 = out[0];
|
assign out0 = out[0];
|
assign out1 = out[1];
|
assign out1 = out[1];
|
assign out2 = out[2];
|
assign out2 = out[2];
|
assign gate[0] = gate0;
|
assign gate[0] = gate0;
|
assign gate[1] = gate1;
|
assign gate[1] = gate1;
|
assign gate[2] = gate2;
|
assign gate[2] = gate2;
|
|
|
edge_det ued0 (.rst(rst_i), .clk(clk_i), .ce(1'b1), .i(clk0), .pe(pulse[0]), .ne());
|
edge_det ued0 (.rst(rst_i), .clk(clk_i), .ce(1'b1), .i(clk0), .pe(pulse[0]), .ne());
|
edge_det ued1 (.rst(rst_i), .clk(clk_i), .ce(1'b1), .i(clk1), .pe(pulse[1]), .ne());
|
edge_det ued1 (.rst(rst_i), .clk(clk_i), .ce(1'b1), .i(clk1), .pe(pulse[1]), .ne());
|
edge_det ued2 (.rst(rst_i), .clk(clk_i), .ce(1'b1), .i(clk2), .pe(pulse[2]), .ne());
|
edge_det ued2 (.rst(rst_i), .clk(clk_i), .ce(1'b1), .i(clk2), .pe(pulse[2]), .ne());
|
|
|
|
initial begin
|
|
for (n = 0; n < 3; n = n + 1) begin
|
|
maxcount[n] <= 32'd0;
|
|
count[n] <= 32'd0;
|
|
ont[n] <= 32'd0;
|
|
ld[n] <= 1'b0;
|
|
ce[n] <= 1'b0;
|
|
ar[n] <= 1'b0;
|
|
ge[n] <= 1'b0;
|
|
xc[n] <= 1'b0;
|
|
out[n] <= 1'b0;
|
|
end
|
|
end
|
|
|
always @(posedge clk_i)
|
always @(posedge clk_i)
|
if (rst_i) begin
|
if (rst_i) begin
|
for (n = 0; n < 3; n = n + 1) begin
|
for (n = 0; n < 3; n = n + 1) begin
|
ld[n] <= 1'b0;
|
ld[n] <= 1'b0;
|
ce[n] <= 1'b0;
|
ce[n] <= 1'b0;
|
ar[n] <= 1'b1;
|
ar[n] <= 1'b1;
|
ge[n] <= 1'b0;
|
ge[n] <= 1'b0;
|
out[n] <= 1'b0;
|
out[n] <= 1'b0;
|
end
|
end
|
end
|
end
|
else begin
|
else begin
|
for (n = 0; n < 3; n = n + 1) begin
|
for (n = 0; n < 3; n = n + 1) begin
|
ld[n] <= 1'b0;
|
ld[n] <= 1'b0;
|
if (cs && we_i && adr_i[5:4]==n)
|
if (cs && we_i && adr_i[5:4]==n)
|
case(adr_i[3:2])
|
case(adr_i[3:2])
|
2'd1: maxcount[n] <= dat_i;
|
2'd1: maxcount[n] <= dat_i;
|
2'd2: ont[n] <= dat_i;
|
2'd2: ont[n] <= dat_i;
|
2'd3: begin
|
2'd3: begin
|
if (sel_i[0]) begin
|
if (sel_i[0]) begin
|
ld[0] <= dat_i[0];
|
ld[0] <= dat_i[0];
|
ce[0] <= dat_i[1];
|
ce[0] <= dat_i[1];
|
ar[0] <= dat_i[2];
|
ar[0] <= dat_i[2];
|
xc[0] <= dat_i[3];
|
xc[0] <= dat_i[3];
|
ge[0] <= dat_i[4];
|
ge[0] <= dat_i[4];
|
end
|
end
|
if (sel_i[1]) begin
|
if (sel_i[1]) begin
|
ld[1] <= dat_i[8];
|
ld[1] <= dat_i[8];
|
ce[1] <= dat_i[9];
|
ce[1] <= dat_i[9];
|
ar[1] <= dat_i[10];
|
ar[1] <= dat_i[10];
|
xc[1] <= dat_i[11];
|
xc[1] <= dat_i[11];
|
ge[1] <= dat_i[12];
|
ge[1] <= dat_i[12];
|
end
|
end
|
if (sel_i[2]) begin
|
if (sel_i[2]) begin
|
ld[2] <= dat_i[16];
|
ld[2] <= dat_i[16];
|
ce[2] <= dat_i[17];
|
ce[2] <= dat_i[17];
|
ar[2] <= dat_i[18];
|
ar[2] <= dat_i[18];
|
xc[2] <= dat_i[19];
|
xc[2] <= dat_i[19];
|
ge[2] <= dat_i[20];
|
ge[2] <= dat_i[20];
|
end
|
end
|
end
|
end
|
endcase
|
endcase
|
if (adr_i[5:4]==n)
|
if (adr_i[5:4]==n)
|
case(adr_i[3:2])
|
case(adr_i[3:2])
|
2'd0: dat_o <= count[n];
|
2'd0: dat_o <= count[n];
|
2'd1: dat_o <= maxcount[n];
|
2'd1: dat_o <= maxcount[n];
|
2'd2: dat_o <= ont[n];
|
2'd2: dat_o <= ont[n];
|
2'd3: dat_o <= {ge[2],xc[2],ar[2],ce[2],4'b0,ge[1],xc[1],ar[1],ce[1],4'b0,ge[0],xc[0],ar[0],ce[0],1'b0};
|
2'd3: dat_o <= {ge[2],xc[2],ar[2],ce[2],4'b0,ge[1],xc[1],ar[1],ce[1],4'b0,ge[0],xc[0],ar[0],ce[0],1'b0};
|
endcase
|
endcase
|
|
|
if (ld[n])
|
if (ld[n])
|
count[n] <= maxcount[n];
|
count[n] <= maxcount[n];
|
else if ((xc[n] ? pulse[n] & ce[n] : ce[n]) & (ge[n] ? gate[n] : 1'b1)) begin
|
else if ((xc[n] ? pulse[n] & ce[n] : ce[n]) & (ge[n] ? gate[n] : 1'b1)) begin
|
count[n] <= count[n] - 32'd1;
|
count[n] <= count[n] - 32'd1;
|
if (count[n]==ont[n])
|
if (count[n]==ont[n])
|
out[n] <= 1'b1;
|
out[n] <= 1'b1;
|
else if (count[n]==32'd0) begin
|
else if (count[n]==32'd0) begin
|
out[n] <= 1'b0;
|
out[n] <= 1'b0;
|
if (ar[n])
|
if (ar[n])
|
count[n] <= maxcount[n];
|
count[n] <= maxcount[n];
|
else
|
else
|
ce[n] <= 1'b0;
|
ce[n] <= 1'b0;
|
end
|
end
|
end
|
end
|
end
|
end
|
end
|
end
|
|
|
endmodule
|
endmodule
|
|
|
