URL
https://opencores.org/ocsvn/tv80/tv80/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
| Rev 28 |
Rev 31 |
|
`define TV80_CORE_PATH tb_top.tv80s_inst.i_tv80_core
|
|
`define TV80_INSTRUCTION_DECODE
|
|
|
module tb_top;
|
module tb_top;
|
|
|
reg clk;
|
reg clk;
|
reg reset_n;
|
reg reset_n;
|
reg wait_n;
|
reg wait_n;
|
reg int_n;
|
reg int_n;
|
reg nmi_n;
|
reg nmi_n;
|
reg busrq_n;
|
reg busrq_n;
|
wire m1_n;
|
wire m1_n;
|
wire mreq_n;
|
wire mreq_n;
|
wire iorq_n;
|
wire iorq_n;
|
wire rd_n;
|
wire rd_n;
|
wire wr_n;
|
wire wr_n;
|
wire rfsh_n;
|
wire rfsh_n;
|
wire halt_n;
|
wire halt_n;
|
wire busak_n;
|
wire busak_n;
|
wire [15:0] A;
|
wire [15:0] A;
|
wire [7:0] di;
|
wire [7:0] di;
|
wire [7:0] do;
|
wire [7:0] do;
|
wire ram_rd_cs, ram_wr_cs, rom_rd_cs;
|
wire ram_rd_cs, ram_wr_cs, rom_rd_cs;
|
|
|
always
|
always
|
begin
|
begin
|
clk = 1;
|
clk = 1;
|
#5;
|
#5;
|
clk = 0;
|
clk = 0;
|
#5;
|
#5;
|
end
|
end
|
|
|
assign rom_rd_cs = !mreq_n & !rd_n & !A[15];
|
assign rom_rd_cs = !mreq_n & !rd_n & !A[15];
|
assign ram_rd_cs = !mreq_n & !rd_n & A[15];
|
assign ram_rd_cs = !mreq_n & !rd_n & A[15];
|
assign ram_wr_cs = !mreq_n & !wr_n & A[15];
|
assign ram_wr_cs = !mreq_n & !wr_n & A[15];
|
|
|
tv80s tv80s_inst
|
tv80s tv80s_inst
|
(
|
(
|
// Outputs
|
// Outputs
|
.m1_n (m1_n),
|
.m1_n (m1_n),
|
.mreq_n (mreq_n),
|
.mreq_n (mreq_n),
|
.iorq_n (iorq_n),
|
.iorq_n (iorq_n),
|
.rd_n (rd_n),
|
.rd_n (rd_n),
|
.wr_n (wr_n),
|
.wr_n (wr_n),
|
.rfsh_n (rfsh_n),
|
.rfsh_n (rfsh_n),
|
.halt_n (halt_n),
|
.halt_n (halt_n),
|
.busak_n (busak_n),
|
.busak_n (busak_n),
|
.A (A[15:0]),
|
.A (A[15:0]),
|
.do (do[7:0]),
|
.do (do[7:0]),
|
// Inputs
|
// Inputs
|
.reset_n (reset_n),
|
.reset_n (reset_n),
|
.clk (clk),
|
.clk (clk),
|
.wait_n (wait_n),
|
.wait_n (wait_n),
|
.int_n (int_n),
|
.int_n (int_n),
|
.nmi_n (nmi_n),
|
.nmi_n (nmi_n),
|
.busrq_n (busrq_n),
|
.busrq_n (busrq_n),
|
.di (di[7:0]));
|
.di (di[7:0]));
|
|
|
async_mem ram
|
async_mem ram
|
(
|
(
|
// Outputs
|
// Outputs
|
.rd_data (di),
|
.rd_data (di),
|
// Inputs
|
// Inputs
|
.wr_clk (clk),
|
.wr_clk (clk),
|
.wr_data (do),
|
.wr_data (do),
|
.wr_cs (ram_wr_cs),
|
.wr_cs (ram_wr_cs),
|
.addr (A[14:0]),
|
.addr (A[14:0]),
|
.rd_cs (ram_rd_cs));
|
.rd_cs (ram_rd_cs));
|
|
|
async_mem rom
|
async_mem rom
|
(
|
(
|
// Outputs
|
// Outputs
|
.rd_data (di),
|
.rd_data (di),
|
// Inputs
|
// Inputs
|
.wr_clk (),
|
.wr_clk (),
|
.wr_data (),
|
.wr_data (),
|
.wr_cs (1'b0),
|
.wr_cs (1'b0),
|
.addr (A[14:0]),
|
.addr (A[14:0]),
|
.rd_cs (rom_rd_cs));
|
.rd_cs (rom_rd_cs));
|
|
|
env_io env_io_inst
|
env_io env_io_inst
|
(
|
(
|
// Outputs
|
// Outputs
|
.DI (di[7:0]),
|
.DI (di[7:0]),
|
// Inputs
|
// Inputs
|
.clk (clk),
|
.clk (clk),
|
.iorq_n (iorq_n),
|
.iorq_n (iorq_n),
|
.rd_n (rd_n),
|
.rd_n (rd_n),
|
.wr_n (wr_n),
|
.wr_n (wr_n),
|
.addr (A[7:0]),
|
.addr (A[7:0]),
|
.DO (do[7:0]));
|
.DO (do[7:0]));
|
|
|
initial
|
initial
|
begin
|
begin
|
//dumpon;
|
dumpon;
|
clear_ram;
|
clear_ram;
|
reset_n = 0;
|
reset_n = 0;
|
wait_n = 1;
|
wait_n = 1;
|
int_n = 1;
|
int_n = 1;
|
nmi_n = 1;
|
nmi_n = 1;
|
busrq_n = 1;
|
busrq_n = 1;
|
$readmemh (`PROGRAM_FILE, tb_top.rom.mem);
|
$readmemh (`PROGRAM_FILE, tb_top.rom.mem);
|
repeat (20) @(negedge clk);
|
repeat (20) @(negedge clk);
|
reset_n = 1;
|
reset_n = 1;
|
end
|
end
|
|
|
|
`ifdef TV80_INSTRUCTION_DECODE
|
|
reg [7:0] state;
|
|
initial
|
|
state = 0;
|
|
|
|
always @(posedge clk)
|
|
begin : inst_decode
|
|
if ((`TV80_CORE_PATH.mcycle[6:0] == 1) &&
|
|
(`TV80_CORE_PATH.tstate[6:0] == 8))
|
|
begin
|
|
op_decode.decode (`TV80_CORE_PATH.IR[7:0], state);
|
|
end
|
|
else if (`TV80_CORE_PATH.mcycle[6:0] != 1)
|
|
state = 0;
|
|
end
|
|
`endif
|
|
|
`include "env_tasks.v"
|
`include "env_tasks.v"
|
|
|
endmodule // tb_top
|
endmodule // tb_top
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.