OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] [doc/] [env_io_map.txt] - Diff between revs 2 and 84

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 2 Rev 84
==================================================
==================================================
TV80 Microprocessor Core Environment Documentation
TV80 Microprocessor Core Environment Documentation
==================================================
==================================================
Environment Memory Map:
Environment Memory Map:
Environment memory space is divided into a 32k ROM region and a 32k RAM
Environment memory space is divided into a 32k ROM region and a 32k RAM
region, as follows:
region, as follows:
  0000-7FFF:  ROM
  0000-7FFF:  ROM
  8000-FFFF:  RAM
  8000-FFFF:  RAM
Environment I/O space is allocated as follows:
Environment I/O space is allocated as follows:
  00-0F:  Unused
  00-0F:  Unused
  10-1F:  Test devices
  10-1F:  Test devices
  20-7F:  Unused
  20-7F:  Unused
  80-8F:  Environment control
  80-8F:  Environment control
  A0-FF:  Unused
  A0-FF:  Unused
The Environment control registers are:
The Environment control registers are:
  80 :  Simulation control
  80 :  Simulation control
        Write '01' to end simulation with test passed
        Write '01' to end simulation with test passed
        Write '02' to end with test failed
        Write '02' to end with test failed
        Write '03' to turn on dumping
        Write '03' to turn on dumping
        Write '04' to turn off dumping
        Write '04' to turn off dumping
  81 :  Message output
  81 :  Message output
        Write characters to this port one at a time.  When the
        Write characters to this port one at a time.  When the
        newline ('\n', ASCII 0x0A) character is written, the
        newline ('\n', ASCII 0x0A) character is written, the
        environment will print out the collected string.
        environment will print out the collected string.
  82 :  Timeout control
  82 :  Timeout control
        Bit[0] enables the timeout counter
        Bit[0] enables the timeout counter
        Bit[1] resets the counter to 0
        Bit[1] resets the counter to 0
        Timeout counter defaults to enabled at simulation start
        Timeout counter defaults to enabled at simulation start
  83 :  Max timeout [low]
  83 :  Max timeout [low]
  84 :  Max timeout [high]
  84 :  Max timeout [high]
        Holds 16-bit timeout value (amount of time in clocks before
        Holds 16-bit timeout value (amount of time in clocks before
        timeout error occurs).
        timeout error occurs).
  90 :  Interrupt countdown
  90 :  Interrupt countdown
        When set, starts a countdown (in clocks) until assertion of
        When set, starts a countdown (in clocks) until assertion of
        the INT_N signal.
        the INT_N signal.
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.