OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] [rtl/] [simple_gmii/] [simple_gmii.trg] - Diff between revs 65 and 84

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 65 Rev 84
  -->
  
  
    Interrupt register, vector is set to "RST 8" instruction
    Interrupt register, vector is set to "RST 8" instruction
  
  
  
  
  
  
  
  
  
  
  
  
  
  
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.