OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [xst/] [work/] [sub00/] [vhpl00.vho] - Diff between revs 27 and 32

Only display areas with differences | Details | Blame | View Log

Rev 27 Rev 32
MHFPO,GIEEEIEEE(IEEESTD_LOGIC_1164all(:pkgDefinitionsq(+#).u16:>BiFQJ9N!R    UY]ay}qYAiީ!      

'2qIe)        Q1y)qqX(v'@':nBits'!#)YA@ 2:
MH]O,GIEEEIEEE(IEEESTD_LOGIC_1164all(:pkgDefinitionsq(+#).u16:>BiFQJ9N!R    UY]ay}qYAiީ!      

'2qIe)        Q1y)qqX(v'@':nBits'!#)YA@ 2:
nBitsLarge2!.Y*-tx_idlee-tx_starte-bit0e-bit1e-bit2e-bit3e-bit4e-bit5e-bit6e-bit7e  -tx_stop1e
nBitsLarge2!.Y*-tx_idlee-tx_starte-bit0e-bit1e-bit2e-bit3e-bit4e-bit5e-bit6e-bit7e  -tx_stop1e
-tx_stop2e,6u1u16:>BiFQJ9N!R   UY]a.iyqI|u1ma:txStatesqI-bit0)-bit1)-bit2)-bit3)-bit4)-bit5)-bit6)-bit7)-rx_stop)-rx_idle)     ,y
-tx_stop2e,6u1u16:>BiFQJ9N!R   UY]a.iyqI|u1ma:txStatesqI-bit0)-bit1)-bit2)-bit3)-bit4)-bit5)-bit6)-bit7)-rx_stop)-rx_idle)     ,y
y}qYA.|:rxStates-s0Q-s1Q-s2Q-s3Q,i.9 |!:rxFilterStates       -idley-prepare_bytey-
start_sendingy-wait_completiony,ީ.a1|I:sendByte1-idleq-config_clockq-config_baudq-        send_byteq-receive_byteq-wait_cyclesq,!!  
.Y)|!A:
y}qYA.|:rxStates-s0Q-s1Q-s2Q-s3Q,i.9 |!:rxFilterStates       -idley-prepare_bytey-
start_sendingy-wait_completiony,ީ.a1|I:sendByte1-idleq-config_clockq-config_baudq-        send_byteq-receive_byteq-wait_cyclesq,!!  
.Y)|!A:
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.