OpenCores
URL https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk

Subversion Repositories usbhostslave

[/] [usbhostslave/] [tags/] [rel_00_01_alpha/] [RTL/] [buffers/] [fifoMem.v] - Diff between revs 3 and 40

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 3 Rev 40
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
////                                                              ////
////                                                              ////
//// fifoMem.v                                                    ////
//// fifoMem.v                                                    ////
////                                                              ////
////                                                              ////
//// This file is part of the usbhostslave opencores effort.
//// This file is part of the usbhostslave opencores effort.
//// <http://www.opencores.org/cores//>                           ////
//// <http://www.opencores.org/cores//>                           ////
////                                                              ////
////                                                              ////
//// Module Description:                                          ////
//// Module Description:                                          ////
//// 
//// 
////                                                              ////
////                                                              ////
//// To Do:                                                       ////
//// To Do:                                                       ////
//// 
//// 
////                                                              ////
////                                                              ////
//// Author(s):                                                   ////
//// Author(s):                                                   ////
//// - Steve Fielding, sfielding@base2designs.com                 ////
//// - Steve Fielding, sfielding@base2designs.com                 ////
////                                                              ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
////                                                              ////
////                                                              ////
//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG          ////
//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG          ////
////                                                              ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
//// later version.                                               ////
////                                                              ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE. See the GNU Lesser General Public License for more  ////
//// PURPOSE. See the GNU Lesser General Public License for more  ////
//// details.                                                     ////
//// details.                                                     ////
////                                                              ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// Public License along with this source; if not, download it   ////
//// from <http://www.opencores.org/lgpl.shtml>                   ////
//// from <http://www.opencores.org/lgpl.shtml>                   ////
////                                                              ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// $Id: fifoMem.v,v 1.1.1.1 2004-10-11 04:00:51 sfielding Exp $
// $Id: fifoMem.v,v 1.1.1.1 2004-10-11 04:00:51 sfielding Exp $
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
//
//
 
 
`timescale 1ns / 1ps
`timescale 1ns / 1ps
 
 
module fifoMem( addrIn, addrOut, clk, dataIn, writeEn, readEn, dataOut);
module fifoMem( addrIn, addrOut, clk, dataIn, writeEn, readEn, dataOut);
  //FIFO_DEPTH = ADDR_WIDTH^2
  //FIFO_DEPTH = ADDR_WIDTH^2
  parameter FIFO_WIDTH = 8;
  parameter FIFO_WIDTH = 8;
        parameter FIFO_DEPTH = 64;
        parameter FIFO_DEPTH = 64;
  parameter ADDR_WIDTH = 6;
  parameter ADDR_WIDTH = 6;
 
 
input clk;
input clk;
input [FIFO_WIDTH-1:0] dataIn;
input [FIFO_WIDTH-1:0] dataIn;
output [FIFO_WIDTH-1:0] dataOut;
output [FIFO_WIDTH-1:0] dataOut;
input writeEn;
input writeEn;
input readEn;
input readEn;
input [ADDR_WIDTH-1:0] addrIn;
input [ADDR_WIDTH-1:0] addrIn;
input [ADDR_WIDTH-1:0] addrOut;
input [ADDR_WIDTH-1:0] addrOut;
 
 
wire clk;
wire clk;
wire [FIFO_WIDTH-1:0] dataIn;
wire [FIFO_WIDTH-1:0] dataIn;
wire [FIFO_WIDTH-1:0] dataOut;
wire [FIFO_WIDTH-1:0] dataOut;
wire writeEn;
wire writeEn;
wire readEn;
wire readEn;
wire [ADDR_WIDTH-1:0] addrIn;
wire [ADDR_WIDTH-1:0] addrIn;
wire [ADDR_WIDTH-1:0] addrOut;
wire [ADDR_WIDTH-1:0] addrOut;
 
 
 
 
/* generic_dpram #(ADDR_WIDTH, FIFO_WIDTH) u_generic_dpram(
/* generic_dpram #(ADDR_WIDTH, FIFO_WIDTH) u_generic_dpram(
        // Generic synchronous dual-port RAM interface
        // Generic synchronous dual-port RAM interface
        .rclk(clk),
        .rclk(clk),
  .rrst(1'b0),
  .rrst(1'b0),
  .rce(1'b1),
  .rce(1'b1),
  .oe(readEn),
  .oe(readEn),
  .raddr(addrOut),
  .raddr(addrOut),
  .do(dataOut),
  .do(dataOut),
        .wclk(clk),
        .wclk(clk),
  .wrst(1'b0),
  .wrst(1'b0),
  .wce(1'b1),
  .wce(1'b1),
  .we(writeEn),
  .we(writeEn),
  .waddr(addrIn),
  .waddr(addrIn),
  .di(dataIn)
  .di(dataIn)
); */
); */
 
 
 
 
 simFifoMem #(FIFO_WIDTH, FIFO_DEPTH, ADDR_WIDTH)  u_simFifoMem (
 simFifoMem #(FIFO_WIDTH, FIFO_DEPTH, ADDR_WIDTH)  u_simFifoMem (
        .addrIn(addrIn),
        .addrIn(addrIn),
        .addrOut(addrOut),
        .addrOut(addrOut),
        .clk(clk),
        .clk(clk),
        .dataIn(dataIn),
        .dataIn(dataIn),
        .writeEn(writeEn),
        .writeEn(writeEn),
        .readEn(readEn),
        .readEn(readEn),
        .dataOut(dataOut));
        .dataOut(dataOut));
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.