//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// TxFifo.v ////
|
//// TxFifo.v ////
|
//// ////
|
//// ////
|
//// This file is part of the usbhostslave opencores effort.
|
//// This file is part of the usbhostslave opencores effort.
|
//// <http://www.opencores.org/cores//> ////
|
//// <http://www.opencores.org/cores//> ////
|
//// ////
|
//// ////
|
//// Module Description: ////
|
//// Module Description: ////
|
//// parameterized TxFifo wrapper. Min depth = 2, Max depth = 65536
|
//// parameterized TxFifo wrapper. Min depth = 2, Max depth = 65536
|
//// fifo write access via bus interface, fifo read access is direct
|
//// fifo write access via bus interface, fifo read access is direct
|
////
|
////
|
//// ////
|
//// ////
|
//// To Do: ////
|
//// To Do: ////
|
////
|
////
|
//// ////
|
//// ////
|
//// Author(s): ////
|
//// Author(s): ////
|
//// - Steve Fielding, sfielding@base2designs.com ////
|
//// - Steve Fielding, sfielding@base2designs.com ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG ////
|
//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
//// restriction provided that this copyright statement is not ////
|
//// restriction provided that this copyright statement is not ////
|
//// removed from the file and that any derivative work contains ////
|
//// removed from the file and that any derivative work contains ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// ////
|
//// ////
|
//// This source file is free software; you can redistribute it ////
|
//// This source file is free software; you can redistribute it ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// later version. ////
|
//// later version. ////
|
//// ////
|
//// ////
|
//// This source is distributed in the hope that it will be ////
|
//// This source is distributed in the hope that it will be ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// details. ////
|
//// details. ////
|
//// ////
|
//// ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// Public License along with this source; if not, download it ////
|
//// Public License along with this source; if not, download it ////
|
//// from <http://www.opencores.org/lgpl.shtml> ////
|
//// from <http://www.opencores.org/lgpl.shtml> ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
`timescale 1ns / 1ps
|
`timescale 1ns / 1ps
|
|
|
module TxFifo(
|
module TxFifo(
|
clk,
|
clk,
|
rst,
|
rst,
|
fifoREn,
|
fifoREn,
|
fifoEmpty,
|
fifoEmpty,
|
busAddress,
|
busAddress,
|
busWriteEn,
|
busWriteEn,
|
busStrobe_i,
|
busStrobe_i,
|
busFifoSelect,
|
busFifoSelect,
|
busDataIn,
|
busDataIn,
|
busDataOut,
|
busDataOut,
|
fifoDataOut );
|
fifoDataOut );
|
//FIFO_DEPTH = ADDR_WIDTH^2
|
//FIFO_DEPTH = ADDR_WIDTH^2
|
parameter FIFO_DEPTH = 64;
|
parameter FIFO_DEPTH = 64;
|
parameter ADDR_WIDTH = 6;
|
parameter ADDR_WIDTH = 6;
|
|
|
input clk;
|
input clk;
|
input rst;
|
input rst;
|
input fifoREn;
|
input fifoREn;
|
output fifoEmpty;
|
output fifoEmpty;
|
input [2:0] busAddress;
|
input [2:0] busAddress;
|
input busWriteEn;
|
input busWriteEn;
|
input busStrobe_i;
|
input busStrobe_i;
|
input busFifoSelect;
|
input busFifoSelect;
|
input [7:0] busDataIn;
|
input [7:0] busDataIn;
|
output [7:0] busDataOut;
|
output [7:0] busDataOut;
|
output [7:0] fifoDataOut;
|
output [7:0] fifoDataOut;
|
|
|
wire clk;
|
wire clk;
|
wire rst;
|
wire rst;
|
wire fifoREn;
|
wire fifoREn;
|
wire fifoEmpty;
|
wire fifoEmpty;
|
wire [2:0] busAddress;
|
wire [2:0] busAddress;
|
wire busWriteEn;
|
wire busWriteEn;
|
wire busStrobe_i;
|
wire busStrobe_i;
|
wire busFifoSelect;
|
wire busFifoSelect;
|
wire [7:0] busDataIn;
|
wire [7:0] busDataIn;
|
wire [7:0] busDataOut;
|
wire [7:0] busDataOut;
|
wire [7:0] fifoDataOut;
|
wire [7:0] fifoDataOut;
|
|
|
//internal wires and regs
|
//internal wires and regs
|
wire fifoWEn;
|
wire fifoWEn;
|
wire forceEmpty;
|
wire forceEmpty;
|
wire [15:0] numElementsInFifo;
|
wire [15:0] numElementsInFifo;
|
wire fifoFull;
|
wire fifoFull;
|
|
|
fifoRTL #(8, FIFO_DEPTH, ADDR_WIDTH) u_fifo(
|
fifoRTL #(8, FIFO_DEPTH, ADDR_WIDTH) u_fifo(
|
.clk(clk),
|
.clk(clk),
|
.rst(rst),
|
.rst(rst),
|
.dataIn(busDataIn),
|
.dataIn(busDataIn),
|
.dataOut(fifoDataOut),
|
.dataOut(fifoDataOut),
|
.fifoWEn(fifoWEn),
|
.fifoWEn(fifoWEn),
|
.fifoREn(fifoREn),
|
.fifoREn(fifoREn),
|
.fifoFull(fifoFull),
|
.fifoFull(fifoFull),
|
.fifoEmpty(fifoEmpty),
|
.fifoEmpty(fifoEmpty),
|
.forceEmpty(forceEmpty),
|
.forceEmpty(forceEmpty),
|
.numElementsInFifo(numElementsInFifo) );
|
.numElementsInFifo(numElementsInFifo) );
|
|
|
TxfifoBI u_TxfifoBI(
|
TxfifoBI u_TxfifoBI(
|
.address(busAddress),
|
.address(busAddress),
|
.writeEn(busWriteEn),
|
.writeEn(busWriteEn),
|
.strobe_i(busStrobe_i),
|
.strobe_i(busStrobe_i),
|
.clk(clk),
|
.clk(clk),
|
.rst(rst),
|
.rst(rst),
|
.fifoSelect(busFifoSelect),
|
.fifoSelect(busFifoSelect),
|
.busDataIn(busDataIn),
|
.busDataIn(busDataIn),
|
.busDataOut(busDataOut),
|
.busDataOut(busDataOut),
|
.fifoWEn(fifoWEn),
|
.fifoWEn(fifoWEn),
|
.fifoFull(fifoFull),
|
.fifoFull(fifoFull),
|
.forceEmpty(forceEmpty),
|
.forceEmpty(forceEmpty),
|
.numElementsInFifo(numElementsInFifo)
|
.numElementsInFifo(numElementsInFifo)
|
);
|
);
|
|
|
|
|
