//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
// usbSlaveControl.v
|
//// usbSlaveControl.v ////
|
|
//// ////
|
|
//// This file is part of the usbhostslave opencores effort.
|
|
//// <http://www.opencores.org/cores//> ////
|
|
//// ////
|
|
//// Module Description: ////
|
|
////
|
|
//// ////
|
|
//// To Do: ////
|
|
////
|
|
//// ////
|
|
//// Author(s): ////
|
|
//// - Steve Fielding, sfielding@base2designs.com ////
|
|
//// ////
|
|
//////////////////////////////////////////////////////////////////////
|
|
//// ////
|
|
//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG ////
|
|
//// ////
|
|
//// This source file may be used and distributed without ////
|
|
//// restriction provided that this copyright statement is not ////
|
|
//// removed from the file and that any derivative work contains ////
|
|
//// the original copyright notice and the associated disclaimer. ////
|
|
//// ////
|
|
//// This source file is free software; you can redistribute it ////
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
|
//// Public License as published by the Free Software Foundation; ////
|
|
//// either version 2.1 of the License, or (at your option) any ////
|
|
//// later version. ////
|
|
//// ////
|
|
//// This source is distributed in the hope that it will be ////
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
|
//// details. ////
|
|
//// ////
|
|
//// You should have received a copy of the GNU Lesser General ////
|
|
//// Public License along with this source; if not, download it ////
|
|
//// from <http://www.opencores.org/lgpl.shtml> ////
|
|
//// ////
|
|
//////////////////////////////////////////////////////////////////////
|
|
//
|
//
|
// $Id: usbSlaveControl_h.v,v 1.1.1.1 2004-10-11 04:00:57 sfielding Exp $
|
// $Id: usbSlaveControl_h.v,v 1.2 2004-12-18 14:36:13 sfielding Exp $
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
//
|
// Revision 1.1.1.1 2004/10/11 04:00:57 sfielding
|
|
// Created
|
|
//////////////////////////////////////////////////////////////////////
|
|
|
|
`ifdef usbSlaveControl_h_vdefined
|
|
`else
|
|
`define usbSlaveControl_h_vdefined
|
|
|
//endPointConstants
|
//endPointConstants
|
`define NUM_OF_ENDPOINTS 4
|
`define NUM_OF_ENDPOINTS 4
|
`define NUM_OF_REGISTERS_PER_ENDPOINT 4
|
`define NUM_OF_REGISTERS_PER_ENDPOINT 4
|
`define BASE_INDEX_FOR_ENDPOINT_REGS 0
|
`define BASE_INDEX_FOR_ENDPOINT_REGS 0
|
`define ENDPOINT_CONTROL_REG 0
|
`define ENDPOINT_CONTROL_REG 0
|
`define ENDPOINT_STATUS_REG 1
|
`define ENDPOINT_STATUS_REG 1
|
`define ENDPOINT_TRANSTYPE_STATUS_REG 2
|
`define ENDPOINT_TRANSTYPE_STATUS_REG 2
|
`define NAK_TRANSTYPE_STATUS_REG 3
|
`define NAK_TRANSTYPE_STATUS_REG 3
|
`define EP0_CTRL_REG 5'h0
|
`define EP0_CTRL_REG 5'h0
|
`define EP0_STS_REG 5'h1
|
`define EP0_STS_REG 5'h1
|
`define EP0_TRAN_TYPE_STS_REG 5'h2
|
`define EP0_TRAN_TYPE_STS_REG 5'h2
|
`define EP0_NAK_TRAN_TYPE_STS_REG 5'h3
|
`define EP0_NAK_TRAN_TYPE_STS_REG 5'h3
|
`define EP1_CTRL_REG 5'h4
|
`define EP1_CTRL_REG 5'h4
|
`define EP1_STS_REG 5'h5
|
`define EP1_STS_REG 5'h5
|
`define EP1_TRAN_TYPE_STS_REG 5'h6
|
`define EP1_TRAN_TYPE_STS_REG 5'h6
|
`define EP1_NAK_TRAN_TYPE_STS_REG 5'h7
|
`define EP1_NAK_TRAN_TYPE_STS_REG 5'h7
|
`define EP2_CTRL_REG 5'h8
|
`define EP2_CTRL_REG 5'h8
|
`define EP2_STS_REG 5'h9
|
`define EP2_STS_REG 5'h9
|
`define EP2_TRAN_TYPE_STS_REG 5'ha
|
`define EP2_TRAN_TYPE_STS_REG 5'ha
|
`define EP2_NAK_TRAN_TYPE_STS_REG 5'hb
|
`define EP2_NAK_TRAN_TYPE_STS_REG 5'hb
|
`define EP3_CTRL_REG 5'hc
|
`define EP3_CTRL_REG 5'hc
|
`define EP3_STS_REG 5'hd
|
`define EP3_STS_REG 5'hd
|
`define EP3_TRAN_TYPE_STS_REG 5'he
|
`define EP3_TRAN_TYPE_STS_REG 5'he
|
`define EP3_NAK_TRAN_TYPE_STS_REG 5'hf
|
`define EP3_NAK_TRAN_TYPE_STS_REG 5'hf
|
|
|
|
|
//SCRegIndices
|
//SCRegIndices
|
`define LAST_ENDP_REG = `BASE_INDEX_FOR_ENDPOINT_REGS + (`NUM_OF_REGISTERS_PER_ENDPOINT * `NUM_OF_ENDPOINTS) - 1
|
`define LAST_ENDP_REG = `BASE_INDEX_FOR_ENDPOINT_REGS + (`NUM_OF_REGISTERS_PER_ENDPOINT * `NUM_OF_ENDPOINTS) - 1
|
`define SC_CONTROL_REG 5'h10
|
`define SC_CONTROL_REG 5'h10
|
`define SC_LINE_STATUS_REG 5'h11
|
`define SC_LINE_STATUS_REG 5'h11
|
`define SC_INTERRUPT_STATUS_REG 5'h12
|
`define SC_INTERRUPT_STATUS_REG 5'h12
|
`define SC_INTERRUPT_MASK_REG 5'h13
|
`define SC_INTERRUPT_MASK_REG 5'h13
|
`define SC_ADDRESS 5'h14
|
`define SC_ADDRESS 5'h14
|
`define SC_FRAME_NUM_MSP 5'h15
|
`define SC_FRAME_NUM_MSP 5'h15
|
`define SC_FRAME_NUM_LSP 5'h16
|
`define SC_FRAME_NUM_LSP 5'h16
|
`define SCREG_BUFFER_LEN 5'h17
|
`define SCREG_BUFFER_LEN 5'h17
|
//SCRXStatusRegIndices
|
//SCRXStatusRegIndices
|
`define NAK_SET_MASK 8'h10
|
`define NAK_SET_MASK 8'h10
|
//`define CRC_ERROR_BIT 0
|
//`define CRC_ERROR_BIT 0
|
//`define BIT_STUFF_ERROR_BIT 1
|
//`define BIT_STUFF_ERROR_BIT 1
|
//`define RX_OVERFLOW_BIT 2
|
//`define RX_OVERFLOW_BIT 2
|
//`define RX_TIME_OUT_BIT 3
|
//`define RX_TIME_OUT_BIT 3
|
//`define NAK_SENT_BIT 4
|
//`define NAK_SENT_BIT 4
|
//`define STALL_SENT_BIT 5
|
//`define STALL_SENT_BIT 5
|
//`define ACK_RXED_BIT 6
|
//`define ACK_RXED_BIT 6
|
//`define DATA_SEQUENCE_BIT 7
|
//`define DATA_SEQUENCE_BIT 7
|
//SCEndPointControlRegIndices
|
//SCEndPointControlRegIndices
|
`define ENDPOINT_ENABLE_BIT 0
|
`define ENDPOINT_ENABLE_BIT 0
|
`define ENDPOINT_READY_BIT 1
|
`define ENDPOINT_READY_BIT 1
|
`define ENDPOINT_OUTDATA_SEQUENCE_BIT 2
|
`define ENDPOINT_OUTDATA_SEQUENCE_BIT 2
|
`define ENDPOINT_SEND_STALL_BIT 3
|
`define ENDPOINT_SEND_STALL_BIT 3
|
//SCMasterControlegIndices
|
//SCMasterControlegIndices
|
`define SC_GLOBAL_ENABLE_BIT 0
|
`define SC_GLOBAL_ENABLE_BIT 0
|
`define SC_TX_LINE_STATE_LSBIT 1
|
`define SC_TX_LINE_STATE_LSBIT 1
|
`define SC_TX_LINE_STATE_MSBIT 2
|
`define SC_TX_LINE_STATE_MSBIT 2
|
`define SC_DIRECT_CONTROL_BIT 3
|
`define SC_DIRECT_CONTROL_BIT 3
|
`define SC_FULL_SPEED_LINE_POLARITY_BIT 4
|
`define SC_FULL_SPEED_LINE_POLARITY_BIT 4
|
`define SC_FULL_SPEED_LINE_RATE_BIT 5
|
`define SC_FULL_SPEED_LINE_RATE_BIT 5
|
//SCinterruptRegIndices
|
//SCinterruptRegIndices
|
`define TRANS_DONE_BIT 0
|
`define TRANS_DONE_BIT 0
|
`define RESUME_INT_BIT 1
|
`define RESUME_INT_BIT 1
|
`define RESET_EVENT_BIT 2 //Line has entered reset state or left reset state
|
`define RESET_EVENT_BIT 2 //Line has entered reset state or left reset state
|
`define SOF_RECEIVED_BIT 3
|
`define SOF_RECEIVED_BIT 3
|
`define NAK_SENT_INT_BIT 4
|
`define NAK_SENT_INT_BIT 4
|
//TXTransactionTypes
|
//TXTransactionTypes
|
`define SC_SETUP_TRANS 0
|
`define SC_SETUP_TRANS 0
|
`define SC_IN_TRANS 1
|
`define SC_IN_TRANS 1
|
`define SC_OUTDATA_TRANS 2
|
`define SC_OUTDATA_TRANS 2
|
//timeOuts
|
//timeOuts
|
`define SC_RX_PACKET_TOUT 18
|
`define SC_RX_PACKET_TOUT 18
|
|
|
|
|
No newline at end of file
|
No newline at end of file
|
|
`endif //usbSlaveControl_h_vdefined
|
No newline at end of file
|
No newline at end of file
|