//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// updateCRC16.v ////
|
//// updateCRC16.v ////
|
//// ////
|
//// ////
|
//// This file is part of the usbhostslave opencores effort.
|
//// This file is part of the usbhostslave opencores effort.
|
//// <http://www.opencores.org/cores//> ////
|
//// <http://www.opencores.org/cores//> ////
|
//// ////
|
//// ////
|
//// Module Description: ////
|
//// Module Description: ////
|
////
|
////
|
//// ////
|
//// ////
|
//// To Do: ////
|
//// To Do: ////
|
////
|
////
|
//// ////
|
//// ////
|
//// Author(s): ////
|
//// Author(s): ////
|
//// - Steve Fielding, sfielding@base2designs.com ////
|
//// - Steve Fielding, sfielding@base2designs.com ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG ////
|
//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
//// restriction provided that this copyright statement is not ////
|
//// restriction provided that this copyright statement is not ////
|
//// removed from the file and that any derivative work contains ////
|
//// removed from the file and that any derivative work contains ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// ////
|
//// ////
|
//// This source file is free software; you can redistribute it ////
|
//// This source file is free software; you can redistribute it ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// later version. ////
|
//// later version. ////
|
//// ////
|
//// ////
|
//// This source is distributed in the hope that it will be ////
|
//// This source is distributed in the hope that it will be ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// details. ////
|
//// details. ////
|
//// ////
|
//// ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// Public License along with this source; if not, download it ////
|
//// Public License along with this source; if not, download it ////
|
//// from <http://www.opencores.org/lgpl.shtml> ////
|
//// from <http://www.opencores.org/lgpl.shtml> ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
`include "timescale.v"
|
`include "timescale.v"
|
|
|
module updateCRC16 (rstCRC, CRCResult, CRCEn, dataIn, ready, clk, rst);
|
module updateCRC16 (rstCRC, CRCResult, CRCEn, dataIn, ready, clk, rst);
|
input rstCRC;
|
input rstCRC;
|
input CRCEn;
|
input CRCEn;
|
input [7:0] dataIn;
|
input [7:0] dataIn;
|
input clk;
|
input clk;
|
input rst;
|
input rst;
|
output [15:0] CRCResult;
|
output [15:0] CRCResult;
|
output ready;
|
output ready;
|
|
|
wire rstCRC;
|
wire rstCRC;
|
wire CRCEn;
|
wire CRCEn;
|
wire [7:0] dataIn;
|
wire [7:0] dataIn;
|
wire clk;
|
wire clk;
|
wire rst;
|
wire rst;
|
reg [15:0] CRCResult;
|
reg [15:0] CRCResult;
|
reg ready;
|
reg ready;
|
|
|
reg doUpdateCRC;
|
reg doUpdateCRC;
|
reg [7:0] data;
|
reg [7:0] data;
|
reg [3:0] i;
|
reg [3:0] i;
|
|
|
always @(posedge clk)
|
always @(posedge clk)
|
begin
|
begin
|
if (rst == 1'b1 || rstCRC == 1'b1) begin
|
if (rst == 1'b1 || rstCRC == 1'b1) begin
|
doUpdateCRC <= 1'b0;
|
doUpdateCRC <= 1'b0;
|
i <= 4'h0;
|
i <= 4'h0;
|
CRCResult <= 16'hffff;
|
CRCResult <= 16'hffff;
|
ready <= 1'b1;
|
ready <= 1'b1;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
if (doUpdateCRC == 1'b0)
|
if (doUpdateCRC == 1'b0)
|
begin
|
begin
|
if (CRCEn == 1'b1) begin
|
if (CRCEn == 1'b1) begin
|
doUpdateCRC <= 1'b1;
|
doUpdateCRC <= 1'b1;
|
data <= dataIn;
|
data <= dataIn;
|
ready <= 1'b0;
|
ready <= 1'b0;
|
end
|
end
|
end
|
end
|
else begin
|
else begin
|
i <= i + 1'b1;
|
i <= i + 1'b1;
|
if ( (CRCResult[0] ^ data[0]) == 1'b1) begin
|
if ( (CRCResult[0] ^ data[0]) == 1'b1) begin
|
CRCResult <= {1'b0, CRCResult[15:1]} ^ 16'ha001;
|
CRCResult <= {1'b0, CRCResult[15:1]} ^ 16'ha001;
|
end
|
end
|
else begin
|
else begin
|
CRCResult <= {1'b0, CRCResult[15:1]};
|
CRCResult <= {1'b0, CRCResult[15:1]};
|
end
|
end
|
data <= {1'b0, data[7:1]};
|
data <= {1'b0, data[7:1]};
|
if (i == 4'h7)
|
if (i == 4'h7)
|
begin
|
begin
|
doUpdateCRC <= 1'b0;
|
doUpdateCRC <= 1'b0;
|
i <= 4'h0;
|
i <= 4'h0;
|
ready <= 1'b1;
|
ready <= 1'b1;
|
end
|
end
|
end
|
end
|
end
|
end
|
end
|
end
|
|
|
|
|
endmodule
|
endmodule
|
|
|