//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// writeUSBWireData.v ////
|
//// writeUSBWireData.v ////
|
//// ////
|
//// ////
|
//// This file is part of the usbhostslave opencores effort.
|
//// This file is part of the usbhostslave opencores effort.
|
//// <http://www.opencores.org/cores//> ////
|
//// <http://www.opencores.org/cores//> ////
|
//// ////
|
//// ////
|
//// Module Description: ////
|
//// Module Description: ////
|
////
|
////
|
//// ////
|
//// ////
|
//// To Do: ////
|
//// To Do: ////
|
////
|
////
|
//// ////
|
//// ////
|
//// Author(s): ////
|
//// Author(s): ////
|
//// - Steve Fielding, sfielding@base2designs.com ////
|
//// - Steve Fielding, sfielding@base2designs.com ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG ////
|
//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
//// restriction provided that this copyright statement is not ////
|
//// restriction provided that this copyright statement is not ////
|
//// removed from the file and that any derivative work contains ////
|
//// removed from the file and that any derivative work contains ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// ////
|
//// ////
|
//// This source file is free software; you can redistribute it ////
|
//// This source file is free software; you can redistribute it ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// later version. ////
|
//// later version. ////
|
//// ////
|
//// ////
|
//// This source is distributed in the hope that it will be ////
|
//// This source is distributed in the hope that it will be ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// details. ////
|
//// details. ////
|
//// ////
|
//// ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// Public License along with this source; if not, download it ////
|
//// Public License along with this source; if not, download it ////
|
//// from <http://www.opencores.org/lgpl.shtml> ////
|
//// from <http://www.opencores.org/lgpl.shtml> ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
`include "timescale.v"
|
`include "timescale.v"
|
`include "usbSerialInterfaceEngine_h.v"
|
`include "usbSerialInterfaceEngine_h.v"
|
|
|
`define BUFFER_FULL 3'b100
|
`define BUFFER_FULL 3'b100
|
|
|
module writeUSBWireData (
|
module writeUSBWireData (
|
TxBitsIn,
|
TxBitsIn,
|
TxBitsOut,
|
TxBitsOut,
|
TxDataOutTick,
|
TxDataOutTick,
|
TxCtrlIn,
|
TxCtrlIn,
|
TxCtrlOut,
|
TxCtrlOut,
|
USBWireRdy,
|
USBWireRdy,
|
USBWireWEn,
|
USBWireWEn,
|
TxWireActiveDrive,
|
TxWireActiveDrive,
|
fullSpeedRate,
|
fullSpeedRate,
|
clk,
|
clk,
|
rst
|
rst
|
);
|
);
|
|
|
input [1:0] TxBitsIn;
|
input [1:0] TxBitsIn;
|
input TxCtrlIn;
|
input TxCtrlIn;
|
input USBWireWEn;
|
input USBWireWEn;
|
input clk;
|
input clk;
|
input fullSpeedRate;
|
input fullSpeedRate;
|
input rst;
|
input rst;
|
output [1:0] TxBitsOut;
|
output [1:0] TxBitsOut;
|
output TxDataOutTick;
|
output TxDataOutTick;
|
output TxCtrlOut;
|
output TxCtrlOut;
|
output USBWireRdy;
|
output USBWireRdy;
|
output TxWireActiveDrive;
|
output TxWireActiveDrive;
|
|
|
wire [1:0] TxBitsIn;
|
wire [1:0] TxBitsIn;
|
reg [1:0] TxBitsOut;
|
reg [1:0] TxBitsOut;
|
reg TxDataOutTick;
|
reg TxDataOutTick;
|
wire TxCtrlIn;
|
wire TxCtrlIn;
|
reg TxCtrlOut;
|
reg TxCtrlOut;
|
reg USBWireRdy;
|
reg USBWireRdy;
|
wire USBWireWEn;
|
wire USBWireWEn;
|
wire clk;
|
wire clk;
|
wire fullSpeedRate;
|
wire fullSpeedRate;
|
wire rst;
|
wire rst;
|
reg TxWireActiveDrive;
|
reg TxWireActiveDrive;
|
|
|
// local registers
|
// local registers
|
reg [2:0]buffer0;
|
reg [3:0]buffer0;
|
reg [2:0]buffer1;
|
reg [3:0]buffer1;
|
reg [2:0]buffer2;
|
reg [3:0]buffer2;
|
reg [2:0]buffer3;
|
reg [3:0]buffer3;
|
reg [2:0]bufferCnt;
|
reg [2:0]bufferCnt;
|
reg [1:0]bufferInIndex;
|
reg [1:0]bufferInIndex;
|
reg [1:0]bufferOutIndex;
|
reg [1:0]bufferOutIndex;
|
reg decBufferCnt;
|
reg decBufferCnt;
|
reg [4:0]i;
|
reg [4:0]i;
|
reg incBufferCnt;
|
reg incBufferCnt;
|
reg fullSpeedTick;
|
reg fullSpeedTick;
|
reg lowSpeedTick;
|
reg lowSpeedTick;
|
|
reg fullSpeedRate_reg;
|
|
|
// buffer in state machine state codes:
|
// buffer in state machine state codes:
|
`define WAIT_BUFFER_NOT_FULL 2'b00
|
`define WAIT_BUFFER_NOT_FULL 2'b00
|
`define WAIT_WRITE_REQ 2'b01
|
`define WAIT_WRITE_REQ 2'b01
|
`define CLR_INC_BUFFER_CNT 2'b10
|
`define CLR_INC_BUFFER_CNT 2'b10
|
|
|
// buffer output state machine state codes:
|
// buffer output state machine state codes:
|
`define WAIT_BUFFER_FULL 2'b00
|
`define WAIT_BUFFER_FULL 2'b00
|
`define WAIT_LINE_WRITE 2'b01
|
`define WAIT_LINE_WRITE 2'b01
|
`define LINE_WRITE 2'b10
|
`define LINE_WRITE 2'b10
|
|
|
reg [1:0] bufferInStMachCurrState;
|
reg [1:0] bufferInStMachCurrState;
|
reg [1:0] bufferOutStMachCurrState;
|
reg [1:0] bufferOutStMachCurrState;
|
|
|
// buffer control
|
// buffer control
|
always @(posedge clk)
|
always @(posedge clk)
|
begin
|
begin
|
if (rst == 1'b1)
|
if (rst == 1'b1)
|
begin
|
begin
|
bufferCnt <= 3'b000;
|
bufferCnt <= 3'b000;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
if (incBufferCnt == 1'b1 && decBufferCnt == 1'b0)
|
if (incBufferCnt == 1'b1 && decBufferCnt == 1'b0)
|
bufferCnt <= bufferCnt + 1'b1;
|
bufferCnt <= bufferCnt + 1'b1;
|
else if (incBufferCnt == 1'b0 && decBufferCnt == 1'b1)
|
else if (incBufferCnt == 1'b0 && decBufferCnt == 1'b1)
|
bufferCnt <= bufferCnt - 1'b1;
|
bufferCnt <= bufferCnt - 1'b1;
|
end
|
end
|
end
|
end
|
|
|
|
|
//buffer input state machine
|
//buffer input state machine
|
always @(posedge clk) begin
|
always @(posedge clk) begin
|
if (rst == 1'b1) begin
|
if (rst == 1'b1) begin
|
incBufferCnt <= 1'b0;
|
incBufferCnt <= 1'b0;
|
bufferInIndex <= 2'b00;
|
bufferInIndex <= 2'b00;
|
buffer0 <= 3'b000;
|
buffer0 <= 4'b0000;
|
buffer1 <= 3'b000;
|
buffer1 <= 4'b0000;
|
buffer2 <= 3'b000;
|
buffer2 <= 4'b0000;
|
buffer3 <= 3'b000;
|
buffer3 <= 4'b0000;
|
USBWireRdy <= 1'b0;
|
USBWireRdy <= 1'b0;
|
bufferInStMachCurrState <= `WAIT_BUFFER_NOT_FULL;
|
bufferInStMachCurrState <= `WAIT_BUFFER_NOT_FULL;
|
end
|
end
|
else begin
|
else begin
|
case (bufferInStMachCurrState)
|
case (bufferInStMachCurrState)
|
`WAIT_BUFFER_NOT_FULL:
|
`WAIT_BUFFER_NOT_FULL:
|
begin
|
begin
|
if (bufferCnt != `BUFFER_FULL)
|
if (bufferCnt != `BUFFER_FULL)
|
begin
|
begin
|
bufferInStMachCurrState <= `WAIT_WRITE_REQ;
|
bufferInStMachCurrState <= `WAIT_WRITE_REQ;
|
USBWireRdy <= 1'b1;
|
USBWireRdy <= 1'b1;
|
end
|
end
|
end
|
end
|
`WAIT_WRITE_REQ:
|
`WAIT_WRITE_REQ:
|
begin
|
begin
|
if (USBWireWEn == 1'b1)
|
if (USBWireWEn == 1'b1)
|
begin
|
begin
|
incBufferCnt <= 1'b1;
|
incBufferCnt <= 1'b1;
|
USBWireRdy <= 1'b0;
|
USBWireRdy <= 1'b0;
|
bufferInIndex <= bufferInIndex + 1'b1;
|
bufferInIndex <= bufferInIndex + 1'b1;
|
case (bufferInIndex)
|
case (bufferInIndex)
|
2'b00 : buffer0 <= {TxBitsIn, TxCtrlIn};
|
2'b00 : buffer0 <= {fullSpeedRate, TxBitsIn, TxCtrlIn};
|
2'b01 : buffer1 <= {TxBitsIn, TxCtrlIn};
|
2'b01 : buffer1 <= {fullSpeedRate, TxBitsIn, TxCtrlIn};
|
2'b10 : buffer2 <= {TxBitsIn, TxCtrlIn};
|
2'b10 : buffer2 <= {fullSpeedRate, TxBitsIn, TxCtrlIn};
|
2'b11 : buffer3 <= {TxBitsIn, TxCtrlIn};
|
2'b11 : buffer3 <= {fullSpeedRate, TxBitsIn, TxCtrlIn};
|
endcase
|
endcase
|
bufferInStMachCurrState <= `CLR_INC_BUFFER_CNT;
|
bufferInStMachCurrState <= `CLR_INC_BUFFER_CNT;
|
end
|
end
|
end
|
end
|
`CLR_INC_BUFFER_CNT:
|
`CLR_INC_BUFFER_CNT:
|
begin
|
begin
|
incBufferCnt <= 1'b0;
|
incBufferCnt <= 1'b0;
|
if (bufferCnt != (`BUFFER_FULL - 1'b1) )
|
if (bufferCnt != (`BUFFER_FULL - 1'b1) )
|
begin
|
begin
|
bufferInStMachCurrState <= `WAIT_WRITE_REQ;
|
bufferInStMachCurrState <= `WAIT_WRITE_REQ;
|
USBWireRdy <= 1'b1;
|
USBWireRdy <= 1'b1;
|
end
|
end
|
else begin
|
else begin
|
bufferInStMachCurrState <= `WAIT_BUFFER_NOT_FULL;
|
bufferInStMachCurrState <= `WAIT_BUFFER_NOT_FULL;
|
end
|
end
|
end
|
end
|
endcase
|
endcase
|
end
|
end
|
end
|
end
|
|
|
//increment counter used to generate USB bit rate
|
//increment counter used to generate USB bit rate
|
always @(posedge clk) begin
|
always @(posedge clk) begin
|
if (rst == 1'b1)
|
if (rst == 1'b1)
|
begin
|
begin
|
i <= 5'b00000;
|
i <= 5'b00000;
|
fullSpeedTick <= 1'b0;
|
fullSpeedTick <= 1'b0;
|
lowSpeedTick <= 1'b0;
|
lowSpeedTick <= 1'b0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
i <= i + 1'b1;
|
i <= i + 1'b1;
|
if (i[1:0] == 2'b00)
|
if (i[1:0] == 2'b00)
|
fullSpeedTick <= 1'b1;
|
fullSpeedTick <= 1'b1;
|
else
|
else
|
fullSpeedTick <= 1'b0;
|
fullSpeedTick <= 1'b0;
|
if (i == 5'b00000)
|
if (i == 5'b00000)
|
lowSpeedTick <= 1'b1;
|
lowSpeedTick <= 1'b1;
|
else
|
else
|
lowSpeedTick <= 1'b0;
|
lowSpeedTick <= 1'b0;
|
end
|
end
|
end
|
end
|
|
|
//buffer output state machine
|
//buffer output state machine
|
//buffer is constantly emptied at either
|
//buffer is constantly emptied at either
|
//the full or low speed rate
|
//the full or low speed rate
|
//if the buffer is empty, then the output is forced to tri-state
|
//if the buffer is empty, then the output is forced to tri-state
|
always @(posedge clk) begin
|
always @(posedge clk) begin
|
if (rst == 1'b1)
|
if (rst == 1'b1)
|
begin
|
begin
|
bufferOutIndex <= 2'b00;
|
bufferOutIndex <= 2'b00;
|
decBufferCnt <= 1'b0;
|
decBufferCnt <= 1'b0;
|
TxBitsOut <= 2'b00;
|
TxBitsOut <= 2'b00;
|
TxCtrlOut <= `TRI_STATE;
|
TxCtrlOut <= `TRI_STATE;
|
TxDataOutTick <= 1'b0;
|
TxDataOutTick <= 1'b0;
|
bufferOutStMachCurrState <= `WAIT_LINE_WRITE;
|
bufferOutStMachCurrState <= `WAIT_LINE_WRITE;
|
|
fullSpeedRate_reg <= 1'b0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
|
case (bufferOutIndex)
|
|
2'b00: fullSpeedRate_reg <= buffer0[3];
|
|
2'b01: fullSpeedRate_reg <= buffer1[3];
|
|
2'b10: fullSpeedRate_reg <= buffer2[3];
|
|
2'b11: fullSpeedRate_reg <= buffer3[3];
|
|
endcase
|
case (bufferOutStMachCurrState)
|
case (bufferOutStMachCurrState)
|
`WAIT_LINE_WRITE:
|
`WAIT_LINE_WRITE:
|
begin
|
begin
|
if ((fullSpeedRate == 1'b1 && fullSpeedTick == 1'b1) || (fullSpeedRate == 1'b0 && lowSpeedTick == 1'b1) )
|
if ((fullSpeedRate_reg == 1'b1 && fullSpeedTick == 1'b1) || (fullSpeedRate_reg == 1'b0 && lowSpeedTick == 1'b1) )
|
begin
|
begin
|
TxDataOutTick <= !TxDataOutTick;
|
TxDataOutTick <= !TxDataOutTick;
|
if (bufferCnt == 0) begin
|
if (bufferCnt == 0) begin
|
TxBitsOut <= 2'b00;
|
TxBitsOut <= 2'b00;
|
TxCtrlOut <= `TRI_STATE;
|
TxCtrlOut <= `TRI_STATE;
|
end
|
end
|
else begin
|
else begin
|
bufferOutStMachCurrState <= `LINE_WRITE;
|
bufferOutStMachCurrState <= `LINE_WRITE;
|
decBufferCnt <= 1'b1;
|
decBufferCnt <= 1'b1;
|
bufferOutIndex <= bufferOutIndex + 1'b1;
|
bufferOutIndex <= bufferOutIndex + 1'b1;
|
case (bufferOutIndex)
|
case (bufferOutIndex)
|
2'b00 :
|
2'b00 :
|
begin
|
begin
|
TxBitsOut <= buffer0[2:1];
|
TxBitsOut <= buffer0[2:1];
|
TxCtrlOut <= buffer0[0];
|
TxCtrlOut <= buffer0[0];
|
end
|
end
|
2'b01 :
|
2'b01 :
|
begin
|
begin
|
TxBitsOut <= buffer1[2:1];
|
TxBitsOut <= buffer1[2:1];
|
TxCtrlOut <= buffer1[0];
|
TxCtrlOut <= buffer1[0];
|
end
|
end
|
2'b10 :
|
2'b10 :
|
begin
|
begin
|
TxBitsOut <= buffer2[2:1];
|
TxBitsOut <= buffer2[2:1];
|
TxCtrlOut <= buffer2[0];
|
TxCtrlOut <= buffer2[0];
|
end
|
end
|
2'b11 :
|
2'b11 :
|
begin
|
begin
|
TxBitsOut <= buffer3[2:1];
|
TxBitsOut <= buffer3[2:1];
|
TxCtrlOut <= buffer3[0];
|
TxCtrlOut <= buffer3[0];
|
end
|
end
|
endcase
|
endcase
|
end
|
end
|
end
|
end
|
end
|
end
|
`LINE_WRITE:
|
`LINE_WRITE:
|
begin
|
begin
|
decBufferCnt <= 1'b0;
|
decBufferCnt <= 1'b0;
|
bufferOutStMachCurrState <= `WAIT_LINE_WRITE;
|
bufferOutStMachCurrState <= `WAIT_LINE_WRITE;
|
end
|
end
|
endcase
|
endcase
|
end
|
end
|
end
|
end
|
|
|
// control 'TxWireActiveDrive'
|
// control 'TxWireActiveDrive'
|
always @(TxCtrlOut)
|
always @(TxCtrlOut)
|
begin
|
begin
|
if (TxCtrlOut == `DRIVE)
|
if (TxCtrlOut == `DRIVE)
|
TxWireActiveDrive <= 1'b1;
|
TxWireActiveDrive <= 1'b1;
|
else
|
else
|
TxWireActiveDrive <= 1'b0;
|
TxWireActiveDrive <= 1'b0;
|
end
|
end
|
|
|
|
|
endmodule
|
endmodule
|
|
|
