//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// usbHost.v ////
|
//// usbHost.v ////
|
//// ////
|
//// ////
|
//// This file is part of the usbhostslave opencores effort.
|
//// This file is part of the usbhostslave opencores effort.
|
//// <http://www.opencores.org/cores//> ////
|
//// <http://www.opencores.org/cores//> ////
|
//// ////
|
//// ////
|
//// Module Description: ////
|
//// Module Description: ////
|
//// Top level module
|
//// Top level module
|
//// ////
|
//// ////
|
//// To Do: ////
|
//// To Do: ////
|
////
|
////
|
//// ////
|
//// ////
|
//// Author(s): ////
|
//// Author(s): ////
|
//// - Steve Fielding, sfielding@base2designs.com ////
|
//// - Steve Fielding, sfielding@base2designs.com ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2008 Steve Fielding and OPENCORES.ORG ////
|
//// Copyright (C) 2008 Steve Fielding and OPENCORES.ORG ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
//// restriction provided that this copyright statement is not ////
|
//// restriction provided that this copyright statement is not ////
|
//// removed from the file and that any derivative work contains ////
|
//// removed from the file and that any derivative work contains ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// ////
|
//// ////
|
//// This source file is free software; you can redistribute it ////
|
//// This source file is free software; you can redistribute it ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// later version. ////
|
//// later version. ////
|
//// ////
|
//// ////
|
//// This source is distributed in the hope that it will be ////
|
//// This source is distributed in the hope that it will be ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// details. ////
|
//// details. ////
|
//// ////
|
//// ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// Public License along with this source; if not, download it ////
|
//// Public License along with this source; if not, download it ////
|
//// from <http://www.opencores.org/lgpl.shtml> ////
|
//// from <http://www.opencores.org/lgpl.shtml> ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
`include "timescale.v"
|
`include "timescale.v"
|
|
|
module usbHost(
|
module usbHost(
|
clk_i,
|
clk_i,
|
rst_i,
|
rst_i,
|
address_i,
|
address_i,
|
data_i,
|
data_i,
|
data_o,
|
data_o,
|
we_i,
|
we_i,
|
strobe_i,
|
strobe_i,
|
ack_o,
|
ack_o,
|
usbClk,
|
usbClk,
|
hostSOFSentIntOut,
|
hostSOFSentIntOut,
|
hostConnEventIntOut,
|
hostConnEventIntOut,
|
hostResumeIntOut,
|
hostResumeIntOut,
|
hostTransDoneIntOut,
|
hostTransDoneIntOut,
|
USBWireDataIn,
|
USBWireDataIn,
|
USBWireDataInTick,
|
USBWireDataInTick,
|
USBWireDataOut,
|
USBWireDataOut,
|
USBWireDataOutTick,
|
USBWireDataOutTick,
|
USBWireCtrlOut,
|
USBWireCtrlOut,
|
USBFullSpeed
|
USBFullSpeed
|
);
|
);
|
parameter HOST_FIFO_DEPTH = 64; //HOST_FIFO_DEPTH = 2^HOST_ADDR_WIDTH
|
parameter HOST_FIFO_DEPTH = 64; //HOST_FIFO_DEPTH = 2^HOST_ADDR_WIDTH
|
parameter HOST_FIFO_ADDR_WIDTH = 6;
|
parameter HOST_FIFO_ADDR_WIDTH = 6;
|
|
|
|
|
input clk_i; //Wishbone bus clock. Maximum 5*usbClk=240MHz
|
input clk_i; //Wishbone bus clock. Maximum 5*usbClk=240MHz
|
input rst_i; //Wishbone bus sync reset. Synchronous to 'clk_i'. Resets all logic
|
input rst_i; //Wishbone bus sync reset. Synchronous to 'clk_i'. Resets all logic
|
input [7:0] address_i; //Wishbone bus address in
|
input [7:0] address_i; //Wishbone bus address in
|
input [7:0] data_i; //Wishbone bus data in
|
input [7:0] data_i; //Wishbone bus data in
|
output [7:0] data_o; //Wishbone bus data out
|
output [7:0] data_o; //Wishbone bus data out
|
input we_i; //Wishbone bus write enable in
|
input we_i; //Wishbone bus write enable in
|
input strobe_i; //Wishbone bus strobe in
|
input strobe_i; //Wishbone bus strobe in
|
output ack_o; //Wishbone bus acknowledge out
|
output ack_o; //Wishbone bus acknowledge out
|
input usbClk; //usb clock. 48Mhz +/-0.25%
|
input usbClk; //usb clock. 48Mhz +/-0.25%
|
output hostSOFSentIntOut;
|
output hostSOFSentIntOut;
|
output hostConnEventIntOut;
|
output hostConnEventIntOut;
|
output hostResumeIntOut;
|
output hostResumeIntOut;
|
output hostTransDoneIntOut;
|
output hostTransDoneIntOut;
|
input [1:0] USBWireDataIn;
|
input [1:0] USBWireDataIn;
|
output [1:0] USBWireDataOut;
|
output [1:0] USBWireDataOut;
|
output USBWireDataOutTick;
|
output USBWireDataOutTick;
|
output USBWireDataInTick;
|
output USBWireDataInTick;
|
output USBWireCtrlOut;
|
output USBWireCtrlOut;
|
output USBFullSpeed;
|
output USBFullSpeed;
|
|
|
wire clk_i;
|
wire clk_i;
|
wire rst_i;
|
wire rst_i;
|
wire [7:0] address_i;
|
wire [7:0] address_i;
|
wire [7:0] data_i;
|
wire [7:0] data_i;
|
wire [7:0] data_o;
|
wire [7:0] data_o;
|
wire we_i;
|
wire we_i;
|
wire strobe_i;
|
wire strobe_i;
|
wire ack_o;
|
wire ack_o;
|
wire usbClk;
|
wire usbClk;
|
wire hostSOFSentIntOut;
|
wire hostSOFSentIntOut;
|
wire hostConnEventIntOut;
|
wire hostConnEventIntOut;
|
wire hostResumeIntOut;
|
wire hostResumeIntOut;
|
wire hostTransDoneIntOut;
|
wire hostTransDoneIntOut;
|
wire [1:0] USBWireDataIn;
|
wire [1:0] USBWireDataIn;
|
wire [1:0] USBWireDataOut;
|
wire [1:0] USBWireDataOut;
|
wire USBWireDataOutTick;
|
wire USBWireDataOutTick;
|
wire USBWireDataInTick;
|
wire USBWireDataInTick;
|
wire USBWireCtrlOut;
|
wire USBWireCtrlOut;
|
wire USBFullSpeed;
|
wire USBFullSpeed;
|
|
|
//internal wiring
|
//internal wiring
|
wire hostControlSel;
|
wire hostControlSel;
|
wire slaveControlSel;
|
wire slaveControlSel;
|
wire hostRxFifoSel;
|
wire hostRxFifoSel;
|
wire hostTxFifoSel;
|
wire hostTxFifoSel;
|
wire hostSlaveMuxSel;
|
wire hostSlaveMuxSel;
|
wire [7:0] dataFromHostControl;
|
wire [7:0] dataFromHostControl;
|
wire [7:0] dataFromSlaveControl;
|
wire [7:0] dataFromSlaveControl;
|
wire [7:0] dataFromHostRxFifo;
|
wire [7:0] dataFromHostRxFifo;
|
wire [7:0] dataFromHostTxFifo;
|
wire [7:0] dataFromHostTxFifo;
|
wire [7:0] dataFromHostSlaveMux;
|
wire [7:0] dataFromHostSlaveMux;
|
wire hostTxFifoRE;
|
wire hostTxFifoRE;
|
wire [7:0] hostTxFifoData;
|
wire [7:0] hostTxFifoData;
|
wire hostTxFifoEmpty;
|
wire hostTxFifoEmpty;
|
wire hostRxFifoWE;
|
wire hostRxFifoWE;
|
wire [7:0] hostRxFifoData;
|
wire [7:0] hostRxFifoData;
|
wire hostRxFifoFull;
|
wire hostRxFifoFull;
|
wire [7:0] RxCtrlOut;
|
wire [7:0] RxCtrlOut;
|
wire [7:0] RxDataFromSIE;
|
wire [7:0] RxDataFromSIE;
|
wire RxDataOutWEn;
|
wire RxDataOutWEn;
|
wire fullSpeedBitRateFromHost;
|
wire fullSpeedBitRateFromHost;
|
wire fullSpeedPolarityFromHost;
|
wire fullSpeedPolarityFromHost;
|
wire SIEPortWEnFromHost;
|
wire SIEPortWEnFromHost;
|
wire SIEPortTxRdy;
|
wire SIEPortTxRdy;
|
wire [7:0] SIEPortDataInFromHost;
|
wire [7:0] SIEPortDataInFromHost;
|
wire [7:0] SIEPortCtrlInFromHost;
|
wire [7:0] SIEPortCtrlInFromHost;
|
wire [1:0] connectState;
|
wire [1:0] connectState;
|
wire resumeDetected;
|
wire resumeDetected;
|
wire [7:0] SIEPortDataInToSIE;
|
wire [7:0] SIEPortDataInToSIE;
|
wire SIEPortWEnToSIE;
|
wire SIEPortWEnToSIE;
|
wire [7:0] SIEPortCtrlInToSIE;
|
wire [7:0] SIEPortCtrlInToSIE;
|
wire fullSpeedPolarityToSIE;
|
wire fullSpeedPolarityToSIE;
|
wire fullSpeedBitRateToSIE;
|
wire fullSpeedBitRateToSIE;
|
wire noActivityTimeOut;
|
wire noActivityTimeOut;
|
wire rstSyncToBusClk;
|
wire rstSyncToBusClk;
|
wire rstSyncToUsbClk;
|
wire rstSyncToUsbClk;
|
wire noActivityTimeOutEnableToSIE;
|
wire noActivityTimeOutEnableToSIE;
|
wire noActivityTimeOutEnableFromHost;
|
wire noActivityTimeOutEnableFromHost;
|
|
|
assign USBFullSpeed = fullSpeedBitRateToSIE;
|
assign USBFullSpeed = fullSpeedBitRateToSIE;
|
|
|
|
|
usbHostControl u_usbHostControl(
|
usbHostControl u_usbHostControl(
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.TxFifoRE(hostTxFifoRE),
|
.TxFifoRE(hostTxFifoRE),
|
.TxFifoData(hostTxFifoData),
|
.TxFifoData(hostTxFifoData),
|
.TxFifoEmpty(hostTxFifoEmpty),
|
.TxFifoEmpty(hostTxFifoEmpty),
|
.RxFifoWE(hostRxFifoWE),
|
.RxFifoWE(hostRxFifoWE),
|
.RxFifoData(hostRxFifoData),
|
.RxFifoData(hostRxFifoData),
|
.RxFifoFull(hostRxFifoFull),
|
.RxFifoFull(hostRxFifoFull),
|
.RxByteStatus(RxCtrlOut),
|
.RxByteStatus(RxCtrlOut),
|
.RxData(RxDataFromSIE),
|
.RxData(RxDataFromSIE),
|
.RxDataValid(RxDataOutWEn),
|
.RxDataValid(RxDataOutWEn),
|
.SIERxTimeOut(noActivityTimeOut),
|
.SIERxTimeOut(noActivityTimeOut),
|
.SIERxTimeOutEn(noActivityTimeOutEnableFromHost),
|
.SIERxTimeOutEn(noActivityTimeOutEnableFromHost),
|
.fullSpeedRate(fullSpeedBitRateFromHost),
|
.fullSpeedRate(fullSpeedBitRateFromHost),
|
.fullSpeedPol(fullSpeedPolarityFromHost),
|
.fullSpeedPol(fullSpeedPolarityFromHost),
|
.HCTxPortEn(SIEPortWEnFromHost),
|
.HCTxPortEn(SIEPortWEnFromHost),
|
.HCTxPortRdy(SIEPortTxRdy),
|
.HCTxPortRdy(SIEPortTxRdy),
|
.HCTxPortData(SIEPortDataInFromHost),
|
.HCTxPortData(SIEPortDataInFromHost),
|
.HCTxPortCtrl(SIEPortCtrlInFromHost),
|
.HCTxPortCtrl(SIEPortCtrlInFromHost),
|
.connectStateIn(connectState),
|
.connectStateIn(connectState),
|
.resumeDetectedIn(resumeDetected),
|
.resumeDetectedIn(resumeDetected),
|
.busAddress(address_i[3:0]),
|
.busAddress(address_i[3:0]),
|
.busDataIn(data_i),
|
.busDataIn(data_i),
|
.busDataOut(dataFromHostControl),
|
.busDataOut(dataFromHostControl),
|
.busWriteEn(we_i),
|
.busWriteEn(we_i),
|
.busStrobe_i(strobe_i),
|
.busStrobe_i(strobe_i),
|
.SOFSentIntOut(hostSOFSentIntOut),
|
.SOFSentIntOut(hostSOFSentIntOut),
|
.connEventIntOut(hostConnEventIntOut),
|
.connEventIntOut(hostConnEventIntOut),
|
.resumeIntOut(hostResumeIntOut),
|
.resumeIntOut(hostResumeIntOut),
|
.transDoneIntOut(hostTransDoneIntOut),
|
.transDoneIntOut(hostTransDoneIntOut),
|
.hostControlSelect(hostControlSel) );
|
.hostControlSelect(hostControlSel) );
|
|
|
|
|
wishBoneBI u_wishBoneBI (
|
wishBoneBI u_wishBoneBI (
|
.address(address_i),
|
.address(address_i),
|
.dataIn(data_i),
|
.dataIn(data_i),
|
.dataOut(data_o),
|
.dataOut(data_o),
|
.writeEn(we_i),
|
.writeEn(we_i),
|
.strobe_i(strobe_i),
|
.strobe_i(strobe_i),
|
.ack_o(ack_o),
|
.ack_o(ack_o),
|
.clk(clk_i),
|
.clk(clk_i),
|
.rst(rstSyncToBusClk),
|
.rst(rstSyncToBusClk),
|
.hostControlSel(hostControlSel),
|
.hostControlSel(hostControlSel),
|
.hostRxFifoSel(hostRxFifoSel),
|
.hostRxFifoSel(hostRxFifoSel),
|
.hostTxFifoSel(hostTxFifoSel),
|
.hostTxFifoSel(hostTxFifoSel),
|
.slaveControlSel(),
|
.slaveControlSel(),
|
.slaveEP0RxFifoSel(),
|
.slaveEP0RxFifoSel(),
|
.slaveEP1RxFifoSel(),
|
.slaveEP1RxFifoSel(),
|
.slaveEP2RxFifoSel(),
|
.slaveEP2RxFifoSel(),
|
.slaveEP3RxFifoSel(),
|
.slaveEP3RxFifoSel(),
|
.slaveEP0TxFifoSel(),
|
.slaveEP0TxFifoSel(),
|
.slaveEP1TxFifoSel(),
|
.slaveEP1TxFifoSel(),
|
.slaveEP2TxFifoSel(),
|
.slaveEP2TxFifoSel(),
|
.slaveEP3TxFifoSel(),
|
.slaveEP3TxFifoSel(),
|
.hostSlaveMuxSel(hostSlaveMuxSel),
|
.hostSlaveMuxSel(hostSlaveMuxSel),
|
.dataFromHostControl(dataFromHostControl),
|
.dataFromHostControl(dataFromHostControl),
|
.dataFromHostRxFifo(dataFromHostRxFifo),
|
.dataFromHostRxFifo(dataFromHostRxFifo),
|
.dataFromHostTxFifo(dataFromHostTxFifo),
|
.dataFromHostTxFifo(dataFromHostTxFifo),
|
.dataFromSlaveControl(8'h00),
|
.dataFromSlaveControl(8'h00),
|
.dataFromEP0RxFifo(8'h00),
|
.dataFromEP0RxFifo(8'h00),
|
.dataFromEP1RxFifo(8'h00),
|
.dataFromEP1RxFifo(8'h00),
|
.dataFromEP2RxFifo(8'h00),
|
.dataFromEP2RxFifo(8'h00),
|
.dataFromEP3RxFifo(8'h00),
|
.dataFromEP3RxFifo(8'h00),
|
.dataFromEP0TxFifo(8'h00),
|
.dataFromEP0TxFifo(8'h00),
|
.dataFromEP1TxFifo(8'h00),
|
.dataFromEP1TxFifo(8'h00),
|
.dataFromEP2TxFifo(8'h00),
|
.dataFromEP2TxFifo(8'h00),
|
.dataFromEP3TxFifo(8'h00),
|
.dataFromEP3TxFifo(8'h00),
|
.dataFromHostSlaveMux(dataFromHostSlaveMux)
|
.dataFromHostSlaveMux(dataFromHostSlaveMux)
|
);
|
);
|
|
|
|
|
assign SIEPortCtrlInToSIE = SIEPortCtrlInFromHost;
|
assign SIEPortCtrlInToSIE = SIEPortCtrlInFromHost;
|
assign SIEPortDataInToSIE = SIEPortDataInFromHost;
|
assign SIEPortDataInToSIE = SIEPortDataInFromHost;
|
assign SIEPortWEnToSIE = SIEPortWEnFromHost;
|
assign SIEPortWEnToSIE = SIEPortWEnFromHost;
|
assign fullSpeedPolarityToSIE = fullSpeedPolarityFromHost;
|
assign fullSpeedPolarityToSIE = fullSpeedPolarityFromHost;
|
assign fullSpeedBitRateToSIE = fullSpeedBitRateFromHost;
|
assign fullSpeedBitRateToSIE = fullSpeedBitRateFromHost;
|
assign noActivityTimeOutEnableToSIE = noActivityTimeOutEnableFromHost;
|
assign noActivityTimeOutEnableToSIE = noActivityTimeOutEnableFromHost;
|
|
|
hostSlaveMuxBI u_hostSlaveMuxBI (
|
hostSlaveMuxBI u_hostSlaveMuxBI (
|
.dataIn(data_i),
|
.dataIn(data_i),
|
.dataOut(dataFromHostSlaveMux),
|
.dataOut(dataFromHostSlaveMux),
|
.address(address_i[0]),
|
.address(address_i[0]),
|
.writeEn(we_i),
|
.writeEn(we_i),
|
.strobe_i(strobe_i),
|
.strobe_i(strobe_i),
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.hostMode(hostMode),
|
.hostMode(hostMode),
|
.hostSlaveMuxSel(hostSlaveMuxSel),
|
.hostSlaveMuxSel(hostSlaveMuxSel),
|
.rstFromWire(rst_i),
|
.rstFromWire(rst_i),
|
.rstSyncToBusClkOut(rstSyncToBusClk),
|
.rstSyncToBusClkOut(rstSyncToBusClk),
|
.rstSyncToUsbClkOut(rstSyncToUsbClk)
|
.rstSyncToUsbClkOut(rstSyncToUsbClk)
|
);
|
);
|
|
|
usbSerialInterfaceEngine u_usbSerialInterfaceEngine(
|
usbSerialInterfaceEngine u_usbSerialInterfaceEngine(
|
.clk(usbClk),
|
.clk(usbClk),
|
.rst(rstSyncToUsbClk),
|
.rst(rstSyncToUsbClk),
|
.USBWireDataIn(USBWireDataIn),
|
.USBWireDataIn(USBWireDataIn),
|
.USBWireDataOut(USBWireDataOut),
|
.USBWireDataOut(USBWireDataOut),
|
.USBWireDataInTick(USBWireDataInTick),
|
.USBWireDataInTick(USBWireDataInTick),
|
.USBWireDataOutTick(USBWireDataOutTick),
|
.USBWireDataOutTick(USBWireDataOutTick),
|
.USBWireCtrlOut(USBWireCtrlOut),
|
.USBWireCtrlOut(USBWireCtrlOut),
|
.connectState(connectState),
|
.connectState(connectState),
|
.resumeDetected(resumeDetected),
|
.resumeDetected(resumeDetected),
|
.RxCtrlOut(RxCtrlOut),
|
.RxCtrlOut(RxCtrlOut),
|
.RxDataOutWEn(RxDataOutWEn),
|
.RxDataOutWEn(RxDataOutWEn),
|
.RxDataOut(RxDataFromSIE),
|
.RxDataOut(RxDataFromSIE),
|
.SIEPortCtrlIn(SIEPortCtrlInToSIE),
|
.SIEPortCtrlIn(SIEPortCtrlInToSIE),
|
.SIEPortDataIn(SIEPortDataInToSIE),
|
.SIEPortDataIn(SIEPortDataInToSIE),
|
.SIEPortTxRdy(SIEPortTxRdy),
|
.SIEPortTxRdy(SIEPortTxRdy),
|
.SIEPortWEn(SIEPortWEnToSIE),
|
.SIEPortWEn(SIEPortWEnToSIE),
|
.fullSpeedPolarity(fullSpeedPolarityToSIE),
|
.fullSpeedPolarity(fullSpeedPolarityToSIE),
|
.fullSpeedBitRate(fullSpeedBitRateToSIE),
|
.fullSpeedBitRate(fullSpeedBitRateToSIE),
|
.noActivityTimeOut(noActivityTimeOut),
|
.noActivityTimeOut(noActivityTimeOut),
|
.noActivityTimeOutEnable(noActivityTimeOutEnableToSIE)
|
.noActivityTimeOutEnable(noActivityTimeOutEnableToSIE)
|
);
|
);
|
|
|
|
|
|
|
//---Host fifos
|
//---Host fifos
|
TxFifo #(HOST_FIFO_DEPTH, HOST_FIFO_ADDR_WIDTH) HostTxFifo (
|
TxFifo #(HOST_FIFO_DEPTH, HOST_FIFO_ADDR_WIDTH) HostTxFifo (
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.fifoREn(hostTxFifoRE),
|
.fifoREn(hostTxFifoRE),
|
.fifoEmpty(hostTxFifoEmpty),
|
.fifoEmpty(hostTxFifoEmpty),
|
.busAddress(address_i[2:0]),
|
.busAddress(address_i[2:0]),
|
.busWriteEn(we_i),
|
.busWriteEn(we_i),
|
.busStrobe_i(strobe_i),
|
.busStrobe_i(strobe_i),
|
.busFifoSelect(hostTxFifoSel),
|
.busFifoSelect(hostTxFifoSel),
|
.busDataIn(data_i),
|
.busDataIn(data_i),
|
.busDataOut(dataFromHostTxFifo),
|
.busDataOut(dataFromHostTxFifo),
|
.fifoDataOut(hostTxFifoData) );
|
.fifoDataOut(hostTxFifoData) );
|
|
|
|
|
RxFifo #(HOST_FIFO_DEPTH, HOST_FIFO_ADDR_WIDTH) HostRxFifo(
|
RxFifo #(HOST_FIFO_DEPTH, HOST_FIFO_ADDR_WIDTH) HostRxFifo(
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.fifoWEn(hostRxFifoWE),
|
.fifoWEn(hostRxFifoWE),
|
.fifoFull(hostRxFifoFull),
|
.fifoFull(hostRxFifoFull),
|
.busAddress(address_i[2:0]),
|
.busAddress(address_i[2:0]),
|
.busWriteEn(we_i),
|
.busWriteEn(we_i),
|
.busStrobe_i(strobe_i),
|
.busStrobe_i(strobe_i),
|
.busFifoSelect(hostRxFifoSel),
|
.busFifoSelect(hostRxFifoSel),
|
.busDataIn(data_i),
|
.busDataIn(data_i),
|
.busDataOut(dataFromHostRxFifo),
|
.busDataOut(dataFromHostRxFifo),
|
.fifoDataIn(hostRxFifoData) );
|
.fifoDataIn(hostRxFifoData) );
|
|
|
|
|
endmodule
|
endmodule
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
