//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// usbSlave.v ////
|
//// usbSlave.v ////
|
//// ////
|
//// ////
|
//// This file is part of the usbhostslave opencores effort.
|
//// This file is part of the usbhostslave opencores effort.
|
//// <http://www.opencores.org/cores//> ////
|
//// <http://www.opencores.org/cores//> ////
|
//// ////
|
//// ////
|
//// Module Description: ////
|
//// Module Description: ////
|
//// Top level module
|
//// Top level module
|
//// ////
|
//// ////
|
//// To Do: ////
|
//// To Do: ////
|
////
|
////
|
//// ////
|
//// ////
|
//// Author(s): ////
|
//// Author(s): ////
|
//// - Steve Fielding, sfielding@base2designs.com ////
|
//// - Steve Fielding, sfielding@base2designs.com ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2008 Steve Fielding and OPENCORES.ORG ////
|
//// Copyright (C) 2008 Steve Fielding and OPENCORES.ORG ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
//// restriction provided that this copyright statement is not ////
|
//// restriction provided that this copyright statement is not ////
|
//// removed from the file and that any derivative work contains ////
|
//// removed from the file and that any derivative work contains ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// ////
|
//// ////
|
//// This source file is free software; you can redistribute it ////
|
//// This source file is free software; you can redistribute it ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// later version. ////
|
//// later version. ////
|
//// ////
|
//// ////
|
//// This source is distributed in the hope that it will be ////
|
//// This source is distributed in the hope that it will be ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// details. ////
|
//// details. ////
|
//// ////
|
//// ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// Public License along with this source; if not, download it ////
|
//// Public License along with this source; if not, download it ////
|
//// from <http://www.opencores.org/lgpl.shtml> ////
|
//// from <http://www.opencores.org/lgpl.shtml> ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
`include "timescale.v"
|
`include "timescale.v"
|
|
|
module usbSlave(
|
module usbSlave(
|
clk_i,
|
clk_i,
|
rst_i,
|
rst_i,
|
address_i,
|
address_i,
|
data_i,
|
data_i,
|
data_o,
|
data_o,
|
we_i,
|
we_i,
|
strobe_i,
|
strobe_i,
|
ack_o,
|
ack_o,
|
usbClk,
|
usbClk,
|
slaveVBusDetIntOut,
|
slaveVBusDetIntOut,
|
slaveNAKSentIntOut,
|
slaveNAKSentIntOut,
|
slaveSOFRxedIntOut,
|
slaveSOFRxedIntOut,
|
slaveResetEventIntOut,
|
slaveResetEventIntOut,
|
slaveResumeIntOut,
|
slaveResumeIntOut,
|
slaveTransDoneIntOut,
|
slaveTransDoneIntOut,
|
USBWireDataIn,
|
USBWireDataIn,
|
USBWireDataInTick,
|
USBWireDataInTick,
|
USBWireDataOut,
|
USBWireDataOut,
|
USBWireDataOutTick,
|
USBWireDataOutTick,
|
USBWireCtrlOut,
|
USBWireCtrlOut,
|
USBFullSpeed,
|
USBFullSpeed,
|
USBDPlusPullup,
|
USBDPlusPullup,
|
USBDMinusPullup,
|
USBDMinusPullup,
|
vBusDetect
|
vBusDetect
|
);
|
);
|
parameter EP0_FIFO_DEPTH = 64;
|
parameter EP0_FIFO_DEPTH = 64;
|
parameter EP0_FIFO_ADDR_WIDTH = 6;
|
parameter EP0_FIFO_ADDR_WIDTH = 6;
|
parameter EP1_FIFO_DEPTH = 64;
|
parameter EP1_FIFO_DEPTH = 64;
|
parameter EP1_FIFO_ADDR_WIDTH = 6;
|
parameter EP1_FIFO_ADDR_WIDTH = 6;
|
parameter EP2_FIFO_DEPTH = 64;
|
parameter EP2_FIFO_DEPTH = 64;
|
parameter EP2_FIFO_ADDR_WIDTH = 6;
|
parameter EP2_FIFO_ADDR_WIDTH = 6;
|
parameter EP3_FIFO_DEPTH = 64;
|
parameter EP3_FIFO_DEPTH = 64;
|
parameter EP3_FIFO_ADDR_WIDTH = 6;
|
parameter EP3_FIFO_ADDR_WIDTH = 6;
|
|
|
input clk_i; //Wishbone bus clock. Maximum 5*usbClk=240MHz
|
input clk_i; //Wishbone bus clock. Maximum 5*usbClk=240MHz
|
input rst_i; //Wishbone bus sync reset. Synchronous to 'clk_i'. Resets all logic
|
input rst_i; //Wishbone bus sync reset. Synchronous to 'clk_i'. Resets all logic
|
input [7:0] address_i; //Wishbone bus address in
|
input [7:0] address_i; //Wishbone bus address in
|
input [7:0] data_i; //Wishbone bus data in
|
input [7:0] data_i; //Wishbone bus data in
|
output [7:0] data_o; //Wishbone bus data out
|
output [7:0] data_o; //Wishbone bus data out
|
input we_i; //Wishbone bus write enable in
|
input we_i; //Wishbone bus write enable in
|
input strobe_i; //Wishbone bus strobe in
|
input strobe_i; //Wishbone bus strobe in
|
output ack_o; //Wishbone bus acknowledge out
|
output ack_o; //Wishbone bus acknowledge out
|
input usbClk; //usb clock. 48Mhz +/-0.25%
|
input usbClk; //usb clock. 48Mhz +/-0.25%
|
output slaveSOFRxedIntOut;
|
output slaveSOFRxedIntOut;
|
output slaveResetEventIntOut;
|
output slaveResetEventIntOut;
|
output slaveResumeIntOut;
|
output slaveResumeIntOut;
|
output slaveTransDoneIntOut;
|
output slaveTransDoneIntOut;
|
output slaveNAKSentIntOut;
|
output slaveNAKSentIntOut;
|
output slaveVBusDetIntOut;
|
output slaveVBusDetIntOut;
|
input [1:0] USBWireDataIn;
|
input [1:0] USBWireDataIn;
|
output [1:0] USBWireDataOut;
|
output [1:0] USBWireDataOut;
|
output USBWireDataOutTick;
|
output USBWireDataOutTick;
|
output USBWireDataInTick;
|
output USBWireDataInTick;
|
output USBWireCtrlOut;
|
output USBWireCtrlOut;
|
output USBFullSpeed;
|
output USBFullSpeed;
|
output USBDPlusPullup;
|
output USBDPlusPullup;
|
output USBDMinusPullup;
|
output USBDMinusPullup;
|
input vBusDetect;
|
input vBusDetect;
|
|
|
wire clk_i;
|
wire clk_i;
|
wire rst_i;
|
wire rst_i;
|
wire [7:0] address_i;
|
wire [7:0] address_i;
|
wire [7:0] data_i;
|
wire [7:0] data_i;
|
wire [7:0] data_o;
|
wire [7:0] data_o;
|
wire we_i;
|
wire we_i;
|
wire strobe_i;
|
wire strobe_i;
|
wire ack_o;
|
wire ack_o;
|
wire usbClk;
|
wire usbClk;
|
wire slaveSOFRxedIntOut;
|
wire slaveSOFRxedIntOut;
|
wire slaveResetEventIntOut;
|
wire slaveResetEventIntOut;
|
wire slaveResumeIntOut;
|
wire slaveResumeIntOut;
|
wire slaveTransDoneIntOut;
|
wire slaveTransDoneIntOut;
|
wire slaveNAKSentIntOut;
|
wire slaveNAKSentIntOut;
|
wire slaveVBusDetIntOut;
|
wire slaveVBusDetIntOut;
|
wire [1:0] USBWireDataIn;
|
wire [1:0] USBWireDataIn;
|
wire [1:0] USBWireDataOut;
|
wire [1:0] USBWireDataOut;
|
wire USBWireDataOutTick;
|
wire USBWireDataOutTick;
|
wire USBWireDataInTick;
|
wire USBWireDataInTick;
|
wire USBWireCtrlOut;
|
wire USBWireCtrlOut;
|
wire USBFullSpeed;
|
wire USBFullSpeed;
|
wire USBDPlusPullup;
|
wire USBDPlusPullup;
|
wire USBDMinusPullup;
|
wire USBDMinusPullup;
|
wire vBusDetect;
|
wire vBusDetect;
|
|
|
//internal wiring
|
//internal wiring
|
wire slaveControlSel;
|
wire slaveControlSel;
|
wire hostSlaveMuxSel;
|
wire hostSlaveMuxSel;
|
wire [7:0] dataFromSlaveControl;
|
wire [7:0] dataFromSlaveControl;
|
wire [7:0] dataFromHostSlaveMux;
|
wire [7:0] dataFromHostSlaveMux;
|
wire [7:0] RxCtrlOut;
|
wire [7:0] RxCtrlOut;
|
wire [7:0] RxDataFromSIE;
|
wire [7:0] RxDataFromSIE;
|
wire RxDataOutWEn;
|
wire RxDataOutWEn;
|
wire fullSpeedBitRateFromSlave;
|
wire fullSpeedBitRateFromSlave;
|
wire fullSpeedPolarityFromSlave;
|
wire fullSpeedPolarityFromSlave;
|
wire SIEPortWEnFromSlave;
|
wire SIEPortWEnFromSlave;
|
wire SIEPortTxRdy;
|
wire SIEPortTxRdy;
|
wire [7:0] SIEPortDataInFromSlave;
|
wire [7:0] SIEPortDataInFromSlave;
|
wire [7:0] SIEPortCtrlInFromSlave;
|
wire [7:0] SIEPortCtrlInFromSlave;
|
wire [1:0] connectState;
|
wire [1:0] connectState;
|
wire resumeDetected;
|
wire resumeDetected;
|
wire [7:0] SIEPortDataInToSIE;
|
wire [7:0] SIEPortDataInToSIE;
|
wire SIEPortWEnToSIE;
|
wire SIEPortWEnToSIE;
|
wire [7:0] SIEPortCtrlInToSIE;
|
wire [7:0] SIEPortCtrlInToSIE;
|
wire fullSpeedPolarityToSIE;
|
wire fullSpeedPolarityToSIE;
|
wire fullSpeedBitRateToSIE;
|
wire fullSpeedBitRateToSIE;
|
wire connectSlaveToHost;
|
wire connectSlaveToHost;
|
wire noActivityTimeOut;
|
wire noActivityTimeOut;
|
wire TxFifoEP0REn;
|
wire TxFifoEP0REn;
|
wire TxFifoEP1REn;
|
wire TxFifoEP1REn;
|
wire TxFifoEP2REn;
|
wire TxFifoEP2REn;
|
wire TxFifoEP3REn;
|
wire TxFifoEP3REn;
|
wire [7:0] TxFifoEP0Data;
|
wire [7:0] TxFifoEP0Data;
|
wire [7:0] TxFifoEP1Data;
|
wire [7:0] TxFifoEP1Data;
|
wire [7:0] TxFifoEP2Data;
|
wire [7:0] TxFifoEP2Data;
|
wire [7:0] TxFifoEP3Data;
|
wire [7:0] TxFifoEP3Data;
|
wire TxFifoEP0Empty;
|
wire TxFifoEP0Empty;
|
wire TxFifoEP1Empty;
|
wire TxFifoEP1Empty;
|
wire TxFifoEP2Empty;
|
wire TxFifoEP2Empty;
|
wire TxFifoEP3Empty;
|
wire TxFifoEP3Empty;
|
wire RxFifoEP0WEn;
|
wire RxFifoEP0WEn;
|
wire RxFifoEP1WEn;
|
wire RxFifoEP1WEn;
|
wire RxFifoEP2WEn;
|
wire RxFifoEP2WEn;
|
wire RxFifoEP3WEn;
|
wire RxFifoEP3WEn;
|
wire RxFifoEP0Full;
|
wire RxFifoEP0Full;
|
wire RxFifoEP1Full;
|
wire RxFifoEP1Full;
|
wire RxFifoEP2Full;
|
wire RxFifoEP2Full;
|
wire RxFifoEP3Full;
|
wire RxFifoEP3Full;
|
wire [7:0] slaveRxFifoData;
|
wire [7:0] slaveRxFifoData;
|
wire [7:0] dataFromEP0RxFifo;
|
wire [7:0] dataFromEP0RxFifo;
|
wire [7:0] dataFromEP1RxFifo;
|
wire [7:0] dataFromEP1RxFifo;
|
wire [7:0] dataFromEP2RxFifo;
|
wire [7:0] dataFromEP2RxFifo;
|
wire [7:0] dataFromEP3RxFifo;
|
wire [7:0] dataFromEP3RxFifo;
|
wire [7:0] dataFromEP0TxFifo;
|
wire [7:0] dataFromEP0TxFifo;
|
wire [7:0] dataFromEP1TxFifo;
|
wire [7:0] dataFromEP1TxFifo;
|
wire [7:0] dataFromEP2TxFifo;
|
wire [7:0] dataFromEP2TxFifo;
|
wire [7:0] dataFromEP3TxFifo;
|
wire [7:0] dataFromEP3TxFifo;
|
wire slaveEP0RxFifoSel;
|
wire slaveEP0RxFifoSel;
|
wire slaveEP1RxFifoSel;
|
wire slaveEP1RxFifoSel;
|
wire slaveEP2RxFifoSel;
|
wire slaveEP2RxFifoSel;
|
wire slaveEP3RxFifoSel;
|
wire slaveEP3RxFifoSel;
|
wire slaveEP0TxFifoSel;
|
wire slaveEP0TxFifoSel;
|
wire slaveEP1TxFifoSel;
|
wire slaveEP1TxFifoSel;
|
wire slaveEP2TxFifoSel;
|
wire slaveEP2TxFifoSel;
|
wire slaveEP3TxFifoSel;
|
wire slaveEP3TxFifoSel;
|
wire rstSyncToBusClk;
|
wire rstSyncToBusClk;
|
wire rstSyncToUsbClk;
|
wire rstSyncToUsbClk;
|
wire noActivityTimeOutEnableToSIE;
|
wire noActivityTimeOutEnableToSIE;
|
wire noActivityTimeOutEnableFromHost;
|
wire noActivityTimeOutEnableFromHost;
|
wire noActivityTimeOutEnableFromSlave;
|
wire noActivityTimeOutEnableFromSlave;
|
|
|
assign USBFullSpeed = fullSpeedBitRateToSIE;
|
assign USBFullSpeed = fullSpeedBitRateToSIE;
|
assign USBDPlusPullup = (USBFullSpeed & connectSlaveToHost);
|
assign USBDPlusPullup = (USBFullSpeed & connectSlaveToHost);
|
assign USBDMinusPullup = (~USBFullSpeed & connectSlaveToHost);
|
assign USBDMinusPullup = (~USBFullSpeed & connectSlaveToHost);
|
|
|
usbSlaveControl u_usbSlaveControl(
|
usbSlaveControl u_usbSlaveControl(
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.RxByteStatus(RxCtrlOut),
|
.RxByteStatus(RxCtrlOut),
|
.RxData(RxDataFromSIE),
|
.RxData(RxDataFromSIE),
|
.RxDataValid(RxDataOutWEn),
|
.RxDataValid(RxDataOutWEn),
|
.SIERxTimeOut(noActivityTimeOut),
|
.SIERxTimeOut(noActivityTimeOut),
|
.SIERxTimeOutEn(noActivityTimeOutEnableFromSlave),
|
.SIERxTimeOutEn(noActivityTimeOutEnableFromSlave),
|
.RxFifoData(slaveRxFifoData),
|
.RxFifoData(slaveRxFifoData),
|
.connectSlaveToHost(connectSlaveToHost),
|
.connectSlaveToHost(connectSlaveToHost),
|
.fullSpeedRate(fullSpeedBitRateFromSlave),
|
.fullSpeedRate(fullSpeedBitRateFromSlave),
|
.fullSpeedPol(fullSpeedPolarityFromSlave),
|
.fullSpeedPol(fullSpeedPolarityFromSlave),
|
.SCTxPortEn(SIEPortWEnFromSlave),
|
.SCTxPortEn(SIEPortWEnFromSlave),
|
.SCTxPortRdy(SIEPortTxRdy),
|
.SCTxPortRdy(SIEPortTxRdy),
|
.SCTxPortData(SIEPortDataInFromSlave),
|
.SCTxPortData(SIEPortDataInFromSlave),
|
.SCTxPortCtrl(SIEPortCtrlInFromSlave),
|
.SCTxPortCtrl(SIEPortCtrlInFromSlave),
|
.vBusDetect(vBusDetect),
|
.vBusDetect(vBusDetect),
|
.connectStateIn(connectState),
|
.connectStateIn(connectState),
|
.resumeDetectedIn(resumeDetected),
|
.resumeDetectedIn(resumeDetected),
|
.busAddress(address_i[4:0]),
|
.busAddress(address_i[4:0]),
|
.busDataIn(data_i),
|
.busDataIn(data_i),
|
.busDataOut(dataFromSlaveControl),
|
.busDataOut(dataFromSlaveControl),
|
.busWriteEn(we_i),
|
.busWriteEn(we_i),
|
.busStrobe_i(strobe_i),
|
.busStrobe_i(strobe_i),
|
.SOFRxedIntOut(slaveSOFRxedIntOut),
|
.SOFRxedIntOut(slaveSOFRxedIntOut),
|
.resetEventIntOut(slaveResetEventIntOut),
|
.resetEventIntOut(slaveResetEventIntOut),
|
.resumeIntOut(slaveResumeIntOut),
|
.resumeIntOut(slaveResumeIntOut),
|
.transDoneIntOut(slaveTransDoneIntOut),
|
.transDoneIntOut(slaveTransDoneIntOut),
|
.NAKSentIntOut(slaveNAKSentIntOut),
|
.NAKSentIntOut(slaveNAKSentIntOut),
|
.vBusDetIntOut(slaveVBusDetIntOut),
|
.vBusDetIntOut(slaveVBusDetIntOut),
|
.slaveControlSelect(slaveControlSel),
|
.slaveControlSelect(slaveControlSel),
|
.TxFifoEP0REn(TxFifoEP0REn),
|
.TxFifoEP0REn(TxFifoEP0REn),
|
.TxFifoEP1REn(TxFifoEP1REn),
|
.TxFifoEP1REn(TxFifoEP1REn),
|
.TxFifoEP2REn(TxFifoEP2REn),
|
.TxFifoEP2REn(TxFifoEP2REn),
|
.TxFifoEP3REn(TxFifoEP3REn),
|
.TxFifoEP3REn(TxFifoEP3REn),
|
.TxFifoEP0Data(TxFifoEP0Data),
|
.TxFifoEP0Data(TxFifoEP0Data),
|
.TxFifoEP1Data(TxFifoEP1Data),
|
.TxFifoEP1Data(TxFifoEP1Data),
|
.TxFifoEP2Data(TxFifoEP2Data),
|
.TxFifoEP2Data(TxFifoEP2Data),
|
.TxFifoEP3Data(TxFifoEP3Data),
|
.TxFifoEP3Data(TxFifoEP3Data),
|
.TxFifoEP0Empty(TxFifoEP0Empty),
|
.TxFifoEP0Empty(TxFifoEP0Empty),
|
.TxFifoEP1Empty(TxFifoEP1Empty),
|
.TxFifoEP1Empty(TxFifoEP1Empty),
|
.TxFifoEP2Empty(TxFifoEP2Empty),
|
.TxFifoEP2Empty(TxFifoEP2Empty),
|
.TxFifoEP3Empty(TxFifoEP3Empty),
|
.TxFifoEP3Empty(TxFifoEP3Empty),
|
.RxFifoEP0WEn(RxFifoEP0WEn),
|
.RxFifoEP0WEn(RxFifoEP0WEn),
|
.RxFifoEP1WEn(RxFifoEP1WEn),
|
.RxFifoEP1WEn(RxFifoEP1WEn),
|
.RxFifoEP2WEn(RxFifoEP2WEn),
|
.RxFifoEP2WEn(RxFifoEP2WEn),
|
.RxFifoEP3WEn(RxFifoEP3WEn),
|
.RxFifoEP3WEn(RxFifoEP3WEn),
|
.RxFifoEP0Full(RxFifoEP0Full),
|
.RxFifoEP0Full(RxFifoEP0Full),
|
.RxFifoEP1Full(RxFifoEP1Full),
|
.RxFifoEP1Full(RxFifoEP1Full),
|
.RxFifoEP2Full(RxFifoEP2Full),
|
.RxFifoEP2Full(RxFifoEP2Full),
|
.RxFifoEP3Full(RxFifoEP3Full)
|
.RxFifoEP3Full(RxFifoEP3Full)
|
);
|
);
|
|
|
|
|
wishBoneBI u_wishBoneBI (
|
wishBoneBI u_wishBoneBI (
|
.address(address_i),
|
.address(address_i),
|
.dataIn(data_i),
|
.dataIn(data_i),
|
.dataOut(data_o),
|
.dataOut(data_o),
|
.writeEn(we_i),
|
.writeEn(we_i),
|
.strobe_i(strobe_i),
|
.strobe_i(strobe_i),
|
.ack_o(ack_o),
|
.ack_o(ack_o),
|
.clk(clk_i),
|
.clk(clk_i),
|
.rst(rstSyncToBusClk),
|
.rst(rstSyncToBusClk),
|
.hostControlSel(),
|
.hostControlSel(),
|
.hostRxFifoSel(),
|
.hostRxFifoSel(),
|
.hostTxFifoSel(),
|
.hostTxFifoSel(),
|
.slaveControlSel(slaveControlSel),
|
.slaveControlSel(slaveControlSel),
|
.slaveEP0RxFifoSel(slaveEP0RxFifoSel),
|
.slaveEP0RxFifoSel(slaveEP0RxFifoSel),
|
.slaveEP1RxFifoSel(slaveEP1RxFifoSel),
|
.slaveEP1RxFifoSel(slaveEP1RxFifoSel),
|
.slaveEP2RxFifoSel(slaveEP2RxFifoSel),
|
.slaveEP2RxFifoSel(slaveEP2RxFifoSel),
|
.slaveEP3RxFifoSel(slaveEP3RxFifoSel),
|
.slaveEP3RxFifoSel(slaveEP3RxFifoSel),
|
.slaveEP0TxFifoSel(slaveEP0TxFifoSel),
|
.slaveEP0TxFifoSel(slaveEP0TxFifoSel),
|
.slaveEP1TxFifoSel(slaveEP1TxFifoSel),
|
.slaveEP1TxFifoSel(slaveEP1TxFifoSel),
|
.slaveEP2TxFifoSel(slaveEP2TxFifoSel),
|
.slaveEP2TxFifoSel(slaveEP2TxFifoSel),
|
.slaveEP3TxFifoSel(slaveEP3TxFifoSel),
|
.slaveEP3TxFifoSel(slaveEP3TxFifoSel),
|
.hostSlaveMuxSel(hostSlaveMuxSel),
|
.hostSlaveMuxSel(hostSlaveMuxSel),
|
.dataFromHostControl(8'h00),
|
.dataFromHostControl(8'h00),
|
.dataFromHostRxFifo(8'h00),
|
.dataFromHostRxFifo(8'h00),
|
.dataFromHostTxFifo(8'h00),
|
.dataFromHostTxFifo(8'h00),
|
.dataFromSlaveControl(dataFromSlaveControl),
|
.dataFromSlaveControl(dataFromSlaveControl),
|
.dataFromEP0RxFifo(dataFromEP0RxFifo),
|
.dataFromEP0RxFifo(dataFromEP0RxFifo),
|
.dataFromEP1RxFifo(dataFromEP1RxFifo),
|
.dataFromEP1RxFifo(dataFromEP1RxFifo),
|
.dataFromEP2RxFifo(dataFromEP2RxFifo),
|
.dataFromEP2RxFifo(dataFromEP2RxFifo),
|
.dataFromEP3RxFifo(dataFromEP3RxFifo),
|
.dataFromEP3RxFifo(dataFromEP3RxFifo),
|
.dataFromEP0TxFifo(dataFromEP0TxFifo),
|
.dataFromEP0TxFifo(dataFromEP0TxFifo),
|
.dataFromEP1TxFifo(dataFromEP1TxFifo),
|
.dataFromEP1TxFifo(dataFromEP1TxFifo),
|
.dataFromEP2TxFifo(dataFromEP2TxFifo),
|
.dataFromEP2TxFifo(dataFromEP2TxFifo),
|
.dataFromEP3TxFifo(dataFromEP3TxFifo),
|
.dataFromEP3TxFifo(dataFromEP3TxFifo),
|
.dataFromHostSlaveMux(dataFromHostSlaveMux)
|
.dataFromHostSlaveMux(dataFromHostSlaveMux)
|
);
|
);
|
|
|
|
|
|
|
assign SIEPortCtrlInToSIE = SIEPortCtrlInFromSlave;
|
assign SIEPortCtrlInToSIE = SIEPortCtrlInFromSlave;
|
assign SIEPortDataInToSIE = SIEPortDataInFromSlave;
|
assign SIEPortDataInToSIE = SIEPortDataInFromSlave;
|
assign SIEPortWEnToSIE = SIEPortWEnFromSlave;
|
assign SIEPortWEnToSIE = SIEPortWEnFromSlave;
|
assign fullSpeedPolarityToSIE = fullSpeedPolarityFromSlave;
|
assign fullSpeedPolarityToSIE = fullSpeedPolarityFromSlave;
|
assign fullSpeedBitRateToSIE = fullSpeedBitRateFromSlave;
|
assign fullSpeedBitRateToSIE = fullSpeedBitRateFromSlave;
|
assign noActivityTimeOutEnableToSIE = noActivityTimeOutEnableFromSlave;
|
assign noActivityTimeOutEnableToSIE = noActivityTimeOutEnableFromSlave;
|
|
|
hostSlaveMuxBI u_hostSlaveMuxBI (
|
hostSlaveMuxBI u_hostSlaveMuxBI (
|
.dataIn(data_i),
|
.dataIn(data_i),
|
.dataOut(dataFromHostSlaveMux),
|
.dataOut(dataFromHostSlaveMux),
|
.address(address_i[0]),
|
.address(address_i[0]),
|
.writeEn(we_i),
|
.writeEn(we_i),
|
.strobe_i(strobe_i),
|
.strobe_i(strobe_i),
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.hostSlaveMuxSel(hostSlaveMuxSel),
|
.hostSlaveMuxSel(hostSlaveMuxSel),
|
.hostMode(),
|
.hostMode(),
|
.rstFromWire(rst_i),
|
.rstFromWire(rst_i),
|
.rstSyncToBusClkOut(rstSyncToBusClk),
|
.rstSyncToBusClkOut(rstSyncToBusClk),
|
.rstSyncToUsbClkOut(rstSyncToUsbClk)
|
.rstSyncToUsbClkOut(rstSyncToUsbClk)
|
);
|
);
|
|
|
usbSerialInterfaceEngine u_usbSerialInterfaceEngine(
|
usbSerialInterfaceEngine u_usbSerialInterfaceEngine(
|
.clk(usbClk),
|
.clk(usbClk),
|
.rst(rstSyncToUsbClk),
|
.rst(rstSyncToUsbClk),
|
.USBWireDataIn(USBWireDataIn),
|
.USBWireDataIn(USBWireDataIn),
|
.USBWireDataOut(USBWireDataOut),
|
.USBWireDataOut(USBWireDataOut),
|
.USBWireDataInTick(USBWireDataInTick),
|
.USBWireDataInTick(USBWireDataInTick),
|
.USBWireDataOutTick(USBWireDataOutTick),
|
.USBWireDataOutTick(USBWireDataOutTick),
|
.USBWireCtrlOut(USBWireCtrlOut),
|
.USBWireCtrlOut(USBWireCtrlOut),
|
.connectState(connectState),
|
.connectState(connectState),
|
.resumeDetected(resumeDetected),
|
.resumeDetected(resumeDetected),
|
.RxCtrlOut(RxCtrlOut),
|
.RxCtrlOut(RxCtrlOut),
|
.RxDataOutWEn(RxDataOutWEn),
|
.RxDataOutWEn(RxDataOutWEn),
|
.RxDataOut(RxDataFromSIE),
|
.RxDataOut(RxDataFromSIE),
|
.SIEPortCtrlIn(SIEPortCtrlInToSIE),
|
.SIEPortCtrlIn(SIEPortCtrlInToSIE),
|
.SIEPortDataIn(SIEPortDataInToSIE),
|
.SIEPortDataIn(SIEPortDataInToSIE),
|
.SIEPortTxRdy(SIEPortTxRdy),
|
.SIEPortTxRdy(SIEPortTxRdy),
|
.SIEPortWEn(SIEPortWEnToSIE),
|
.SIEPortWEn(SIEPortWEnToSIE),
|
.fullSpeedPolarity(fullSpeedPolarityToSIE),
|
.fullSpeedPolarity(fullSpeedPolarityToSIE),
|
.fullSpeedBitRate(fullSpeedBitRateToSIE),
|
.fullSpeedBitRate(fullSpeedBitRateToSIE),
|
.noActivityTimeOut(noActivityTimeOut),
|
.noActivityTimeOut(noActivityTimeOut),
|
.noActivityTimeOutEnable(noActivityTimeOutEnableToSIE)
|
.noActivityTimeOutEnable(noActivityTimeOutEnableToSIE)
|
);
|
);
|
|
|
|
|
|
|
//---Slave fifos
|
//---Slave fifos
|
|
|
TxFifo #(EP0_FIFO_DEPTH, EP0_FIFO_ADDR_WIDTH) EP0TxFifo (
|
TxFifo #(EP0_FIFO_DEPTH, EP0_FIFO_ADDR_WIDTH) EP0TxFifo (
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.fifoREn(TxFifoEP0REn),
|
.fifoREn(TxFifoEP0REn),
|
.fifoEmpty(TxFifoEP0Empty),
|
.fifoEmpty(TxFifoEP0Empty),
|
.busAddress(address_i[2:0]),
|
.busAddress(address_i[2:0]),
|
.busWriteEn(we_i),
|
.busWriteEn(we_i),
|
.busStrobe_i(strobe_i),
|
.busStrobe_i(strobe_i),
|
.busFifoSelect(slaveEP0TxFifoSel),
|
.busFifoSelect(slaveEP0TxFifoSel),
|
.busDataIn(data_i),
|
.busDataIn(data_i),
|
.busDataOut(dataFromEP0TxFifo),
|
.busDataOut(dataFromEP0TxFifo),
|
.fifoDataOut(TxFifoEP0Data) );
|
.fifoDataOut(TxFifoEP0Data) );
|
|
|
TxFifo #(EP1_FIFO_DEPTH, EP1_FIFO_ADDR_WIDTH) EP1TxFifo (
|
TxFifo #(EP1_FIFO_DEPTH, EP1_FIFO_ADDR_WIDTH) EP1TxFifo (
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.fifoREn(TxFifoEP1REn),
|
.fifoREn(TxFifoEP1REn),
|
.fifoEmpty(TxFifoEP1Empty),
|
.fifoEmpty(TxFifoEP1Empty),
|
.busAddress(address_i[2:0]),
|
.busAddress(address_i[2:0]),
|
.busWriteEn(we_i),
|
.busWriteEn(we_i),
|
.busStrobe_i(strobe_i),
|
.busStrobe_i(strobe_i),
|
.busFifoSelect(slaveEP1TxFifoSel),
|
.busFifoSelect(slaveEP1TxFifoSel),
|
.busDataIn(data_i),
|
.busDataIn(data_i),
|
.busDataOut(dataFromEP1TxFifo),
|
.busDataOut(dataFromEP1TxFifo),
|
.fifoDataOut(TxFifoEP1Data) );
|
.fifoDataOut(TxFifoEP1Data) );
|
|
|
TxFifo #(EP2_FIFO_DEPTH, EP2_FIFO_ADDR_WIDTH) EP2TxFifo (
|
TxFifo #(EP2_FIFO_DEPTH, EP2_FIFO_ADDR_WIDTH) EP2TxFifo (
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.fifoREn(TxFifoEP2REn),
|
.fifoREn(TxFifoEP2REn),
|
.fifoEmpty(TxFifoEP2Empty),
|
.fifoEmpty(TxFifoEP2Empty),
|
.busAddress(address_i[2:0]),
|
.busAddress(address_i[2:0]),
|
.busWriteEn(we_i),
|
.busWriteEn(we_i),
|
.busStrobe_i(strobe_i),
|
.busStrobe_i(strobe_i),
|
.busFifoSelect(slaveEP2TxFifoSel),
|
.busFifoSelect(slaveEP2TxFifoSel),
|
.busDataIn(data_i),
|
.busDataIn(data_i),
|
.busDataOut(dataFromEP2TxFifo),
|
.busDataOut(dataFromEP2TxFifo),
|
.fifoDataOut(TxFifoEP2Data) );
|
.fifoDataOut(TxFifoEP2Data) );
|
|
|
TxFifo #(EP3_FIFO_DEPTH, EP3_FIFO_ADDR_WIDTH) EP3TxFifo (
|
TxFifo #(EP3_FIFO_DEPTH, EP3_FIFO_ADDR_WIDTH) EP3TxFifo (
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.fifoREn(TxFifoEP3REn),
|
.fifoREn(TxFifoEP3REn),
|
.fifoEmpty(TxFifoEP3Empty),
|
.fifoEmpty(TxFifoEP3Empty),
|
.busAddress(address_i[2:0]),
|
.busAddress(address_i[2:0]),
|
.busWriteEn(we_i),
|
.busWriteEn(we_i),
|
.busStrobe_i(strobe_i),
|
.busStrobe_i(strobe_i),
|
.busFifoSelect(slaveEP3TxFifoSel),
|
.busFifoSelect(slaveEP3TxFifoSel),
|
.busDataIn(data_i),
|
.busDataIn(data_i),
|
.busDataOut(dataFromEP3TxFifo),
|
.busDataOut(dataFromEP3TxFifo),
|
.fifoDataOut(TxFifoEP3Data) );
|
.fifoDataOut(TxFifoEP3Data) );
|
|
|
RxFifo #(EP0_FIFO_DEPTH, EP0_FIFO_ADDR_WIDTH) EP0RxFifo(
|
RxFifo #(EP0_FIFO_DEPTH, EP0_FIFO_ADDR_WIDTH) EP0RxFifo(
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.fifoWEn(RxFifoEP0WEn),
|
.fifoWEn(RxFifoEP0WEn),
|
.fifoFull(RxFifoEP0Full),
|
.fifoFull(RxFifoEP0Full),
|
.busAddress(address_i[2:0]),
|
.busAddress(address_i[2:0]),
|
.busWriteEn(we_i),
|
.busWriteEn(we_i),
|
.busStrobe_i(strobe_i),
|
.busStrobe_i(strobe_i),
|
.busFifoSelect(slaveEP0RxFifoSel),
|
.busFifoSelect(slaveEP0RxFifoSel),
|
.busDataIn(data_i),
|
.busDataIn(data_i),
|
.busDataOut(dataFromEP0RxFifo),
|
.busDataOut(dataFromEP0RxFifo),
|
.fifoDataIn(slaveRxFifoData) );
|
.fifoDataIn(slaveRxFifoData) );
|
|
|
RxFifo #(EP1_FIFO_DEPTH, EP1_FIFO_ADDR_WIDTH) EP1RxFifo(
|
RxFifo #(EP1_FIFO_DEPTH, EP1_FIFO_ADDR_WIDTH) EP1RxFifo(
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.fifoWEn(RxFifoEP1WEn),
|
.fifoWEn(RxFifoEP1WEn),
|
.fifoFull(RxFifoEP1Full),
|
.fifoFull(RxFifoEP1Full),
|
.busAddress(address_i[2:0]),
|
.busAddress(address_i[2:0]),
|
.busWriteEn(we_i),
|
.busWriteEn(we_i),
|
.busStrobe_i(strobe_i),
|
.busStrobe_i(strobe_i),
|
.busFifoSelect(slaveEP1RxFifoSel),
|
.busFifoSelect(slaveEP1RxFifoSel),
|
.busDataIn(data_i),
|
.busDataIn(data_i),
|
.busDataOut(dataFromEP1RxFifo),
|
.busDataOut(dataFromEP1RxFifo),
|
.fifoDataIn(slaveRxFifoData) );
|
.fifoDataIn(slaveRxFifoData) );
|
|
|
RxFifo #(EP2_FIFO_DEPTH, EP2_FIFO_ADDR_WIDTH) EP2RxFifo(
|
RxFifo #(EP2_FIFO_DEPTH, EP2_FIFO_ADDR_WIDTH) EP2RxFifo(
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.fifoWEn(RxFifoEP2WEn),
|
.fifoWEn(RxFifoEP2WEn),
|
.fifoFull(RxFifoEP2Full),
|
.fifoFull(RxFifoEP2Full),
|
.busAddress(address_i[2:0]),
|
.busAddress(address_i[2:0]),
|
.busWriteEn(we_i),
|
.busWriteEn(we_i),
|
.busStrobe_i(strobe_i),
|
.busStrobe_i(strobe_i),
|
.busFifoSelect(slaveEP2RxFifoSel),
|
.busFifoSelect(slaveEP2RxFifoSel),
|
.busDataIn(data_i),
|
.busDataIn(data_i),
|
.busDataOut(dataFromEP2RxFifo),
|
.busDataOut(dataFromEP2RxFifo),
|
.fifoDataIn(slaveRxFifoData) );
|
.fifoDataIn(slaveRxFifoData) );
|
|
|
RxFifo #(EP3_FIFO_DEPTH, EP3_FIFO_ADDR_WIDTH) EP3RxFifo(
|
RxFifo #(EP3_FIFO_DEPTH, EP3_FIFO_ADDR_WIDTH) EP3RxFifo(
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.rstSyncToUsbClk(rstSyncToUsbClk),
|
.fifoWEn(RxFifoEP3WEn),
|
.fifoWEn(RxFifoEP3WEn),
|
.fifoFull(RxFifoEP3Full),
|
.fifoFull(RxFifoEP3Full),
|
.busAddress(address_i[2:0]),
|
.busAddress(address_i[2:0]),
|
.busWriteEn(we_i),
|
.busWriteEn(we_i),
|
.busStrobe_i(strobe_i),
|
.busStrobe_i(strobe_i),
|
.busFifoSelect(slaveEP3RxFifoSel),
|
.busFifoSelect(slaveEP3RxFifoSel),
|
.busDataIn(data_i),
|
.busDataIn(data_i),
|
.busDataOut(dataFromEP3RxFifo),
|
.busDataOut(dataFromEP3RxFifo),
|
.fifoDataIn(slaveRxFifoData) );
|
.fifoDataIn(slaveRxFifoData) );
|
|
|
|
|
|
|
endmodule
|
endmodule
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|