USBHostSlave has been successfully compiled using Quartus 6.0
|
USBHostSlave has been successfully compiled using Quartus 6.0
|
Note, that the component Builder in Quartus 6.0 will not accept include files, so you have to use Quartus to generate a
|
Note, that the component Builder in Quartus 6.0 will not accept include files, so you have to use Quartus to generate a
|
single .vqm file, rename this as a .v file, and then import this using component Builder.
|
single .vqm file, rename this as a .v file, and then import this using component Builder.
|
USBHostSlave has been tested in a SystemC simulation, and on a Altera Nios development kit Cyclone edition.
|
USBHostSlave has been tested in a SystemC simulation, and on a Altera Nios development kit Cyclone edition.
|
|
|
|
|
Release notes:
|
Release notes:
|
// Version 0.6 - Feb 4th 2005. Fixed bit stuffing and de-stuffing. This version succesfully supports
|
// Version 0.6 - Feb 4th 2005. Fixed bit stuffing and de-stuffing. This version succesfully supports
|
// control reads and writes to USB flash dongle
|
// control reads and writes to USB flash dongle
|
// Version 0.7 - Feb 24th 2005. Added support for isochronous transfers, fixed resume, connect and disconnect
|
// Version 0.7 - Feb 24th 2005. Added support for isochronous transfers, fixed resume, connect and disconnect
|
// time outs, added low speed EOP keep alive. The TX bit rate is now controlled by
|
// time outs, added low speed EOP keep alive. The TX bit rate is now controlled by
|
// SIETransmitter, and takes account of the requirement that SOF, and PREAMBLE are always full
|
// SIETransmitter, and takes account of the requirement that SOF, and PREAMBLE are always full
|
// speed, and TX resume is always low speed.
|
// speed, and TX resume is always low speed.
|
// Fixed read clock recovery (readUSBWireData.v) issue which was resulting
|
// Fixed read clock recovery (readUSBWireData.v) issue which was resulting
|
// in missing receive packets.
|
// in missing receive packets.
|
// Fixed broken SOF Sync mode (where transacations are synchronized with the SOF transmission)
|
// Fixed broken SOF Sync mode (where transacations are synchronized with the SOF transmission)
|
// by adding kludged delay to softranmit. This needs to be fixed properly.
|
// by adding kludged delay to softranmit. This needs to be fixed properly.
|
// This version has undergone limited testing
|
// This version has undergone limited testing
|
// with full speed flash dongle, low speed keyboard, and a PC in full and low speed modes.
|
// with full speed flash dongle, low speed keyboard, and a PC in full and low speed modes.
|
// Version 0.8 - June 24th 2005. Added bus access to the host SOFTimer. This version has been tested
|
// Version 0.8 - June 24th 2005. Added bus access to the host SOFTimer. This version has been tested
|
// with uClinux, and is known to work with a full speed USB flash stick.
|
// with uClinux, and is known to work with a full speed USB flash stick.
|
// Moving Opencores project status from Beta to done.
|
// Moving Opencores project status from Beta to done.
|
// Version 1.0 - October 14th 2005. Seperated the bus clock from the usb logic clock
|
// Version 1.0 - October 14th 2005. Seperated the bus clock from the usb logic clock
|
// Modified RX and TX fifo status registers, and removed TX fifo data count
|
// Modified RX and TX fifo status registers, and removed TX fifo data count
|
// register. Added RESET_CORE bit to HOST_SLAVE_CONTROL_REG.
|
// register. Added RESET_CORE bit to HOST_SLAVE_CONTROL_REG.
|
// Fixed slave mode bug which caused receive fifo to
|
// Fixed slave mode bug which caused receive fifo to
|
// be filled with incoming data when the slave was
|
// be filled with incoming data when the slave was
|
// responding with a NAK, and the data should have been discarded.
|
// responding with a NAK, and the data should have been discarded.
|
// TODO: Test isochronous mode, and low speed mode using uClinux driver
|
// TODO: Test isochronous mode, and low speed mode using uClinux driver
|
// Add frame period adjustment capability
|
// Add frame period adjustment capability
|
// Add compilation flags for slave only and host only versions
|
// Add compilation flags for slave only and host only versions
|
// Create data bus width options beyond 8-bit
|
// Create data bus width options beyond 8-bit
|
// Version 1.1 - February 23rd 2006. Fixed bug related to 'noActivityTimeOut'
|
// Version 1.1 - February 23rd 2006. Fixed bug related to 'noActivityTimeOut'
|
// Previously the 'noActivityTimeOut' flag was repetitively pulsed whenever
|
// Previously the 'noActivityTimeOut' flag was repetitively pulsed whenever
|
// there was no detected activity on the USB data lines. This caused an infrequent
|
// there was no detected activity on the USB data lines. This caused an infrequent
|
// misreporting of time out errors. 'noActivityTimeOut' is now only enabled when
|
// misreporting of time out errors. 'noActivityTimeOut' is now only enabled when
|
// the higher level state machines are actively looking for receive packets.
|
// the higher level state machines are actively looking for receive packets.
|
// Modified USB RX data clock recovery, so that data is sampled during the middle
|
// Modified USB RX data clock recovery, so that data is sampled during the middle
|
// of a USB bit period. Fixed a bug which could result in double sampling
|
// of a USB bit period. Fixed a bug which could result in double sampling
|
// of USB RX data if clock phase adjustments were required in the middle of a
|
// of USB RX data if clock phase adjustments were required in the middle of a
|
// USB packet.
|
// USB packet.
|
// Version 1.2 - October 1st 2006. Small changes to .asf FSM's required
|
// Version 1.2 - October 1st 2006. Small changes to .asf FSM's required
|
// during migration to ActiveHDL 7.1. Released SystemC test bench.
|
// during migration to ActiveHDL 7.1. Released SystemC test bench.
|
// Re-generated .v files using ActiveHDL 7.1
|
// Re-generated .v files using ActiveHDL 7.1
|
// Replaced individual timescale directives with `include "timescale.v
|
// Replaced individual timescale directives with `include "timescale.v
|
// Renamed top level Altera wrapper from 'usbHostSlaveWrap' to
|
// Renamed top level Altera wrapper from 'usbHostSlaveWrap' to
|
// 'usbHostSlaveAvalonWrap'
|
// 'usbHostSlaveAvalonWrap'
|
// Version 1.3 - March 22nd 2008. Fixed bug in 'readUSBWireData'. Added
|
// Version 1.3 - March 22nd 2008. Fixed bug in 'readUSBWireData'. Added
|
// synchronizer to incoming USB wire data to avoid
|
// synchronizer to incoming USB wire data to avoid
|
// metastability, and delay hazards. Not entirely sure, but it appears that
|
// metastability, and delay hazards. Not entirely sure, but it appears that
|
// this bug caused more problems with some of the newer low power FPGAs
|
// this bug caused more problems with some of the newer low power FPGAs
|
// Maybe because they are more prone to problems with metastable
|
// Maybe because they are more prone to problems with metastable
|
// inputs that feed logic functions causing excessive high speed
|
// inputs that feed logic functions causing excessive high speed
|
// toggle activity, and disrupting nearby cicuits.
|
// toggle activity, and disrupting nearby cicuits.
|
// Version 2.0 - June 16th 2008. Added two new top level modules which
|
// Version 2.0 - June 16th 2008. Added two new top level modules which
|
// allow the instantiation of only host (usbHost.v), or only device
|
// allow the instantiation of only host (usbHost.v), or only device
|
// features. Added double sync stages between usbClk, and busClk domains
|
// features. Added double sync stages between usbClk, and busClk domains
|
// to fix possible metastability issues. Also modified synchronization to
|
// to fix possible metastability issues. Also modified synchronization to
|
// allow operation with busClk frequency less than usbClk frequency (down to
|
// allow operation with busClk frequency less than usbClk frequency (down to
|
// 24MHz). Integrated full support for USB PHY. Prior to this modification
|
// 24MHz). Integrated full support for USB PHY. Prior to this modification
|
// the user would need to instantiate a GPIO module to control USB speed,
|
// the user would need to instantiate a GPIO module to control USB speed,
|
// D+ and D- pull-up control, and VBUS detect. Fixed bug in bus interface wb_ack.
|
// D+ and D- pull-up control, and VBUS detect. Fixed bug in bus interface wb_ack.
|
// Modified cross-clock synchronisation of fifo resets
|
// Modified cross-clock synchronisation of fifo resets
|
// Added usbDevice, a standalone usb device implementation of usbhostslave
|
// Added usbDevice, a standalone usb device implementation of usbhostslave
|
// no additional hardware or software required
|
// no additional hardware or software required
|
|
|
|
|
|
|
|
|
|
|
