OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [rtl/] [sys_gen/] [w11a/] [nexys3/] [sys_w11a_n3.mfset] - Diff between revs 16 and 24

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 16 Rev 24
# $Id: sys_w11a_n3.mfset 440 2011-12-18 20:08:09Z mueller $
# $Id: sys_w11a_n3.mfset 440 2011-12-18 20:08:09Z mueller $
#
#
# ----------------------------------------------------------------------------
# ----------------------------------------------------------------------------
[xst]
[xst]
INFO:.*Case statement is complete. others clause is never selected
INFO:.*Case statement is complete. others clause is never selected
INFO:.*The small RAM <.*> will be implemented on LUTs
INFO:.*The small RAM <.*> will be implemented on LUTs
sys_w11a_n3\..*Output port  of the instance  is unconnected
sys_w11a_n3\..*Output port  of the instance  is unconnected
sys_w11a_n3\..*Output port  of the instance  is unconnected
sys_w11a_n3\..*Output port  of the instance  is unconnected
sys_w11a_n3\..*Output port  of the instance  is unconnected
sys_w11a_n3\..*Output port  of the instance  is unconnected
sys_w11a_n3\..*Output port  of the instance  is unconnected
sys_w11a_n3\..*Output port  of the instance  is unconnected
#
#
# ----------------------------------------------------------------------------
# ----------------------------------------------------------------------------
[tra]
[tra]
INFO:.*TNM 'I_CLK100'.*was traced into DCM_SP
INFO:.*TNM 'I_CLK100'.*was traced into DCM_SP
INFO:.*Setting CLKIN_PERIOD attribute associated with DCM instance
INFO:.*Setting CLKIN_PERIOD attribute associated with DCM instance
#
#
# ----------------------------------------------------------------------------
# ----------------------------------------------------------------------------
[map]
[map]
WARNING:.*has the attribute CLK_FEEDBACK set to NONE
WARNING:.*has the attribute CLK_FEEDBACK set to NONE
WARNING:.*The signal  is incomplete
WARNING:.*The signal  is incomplete
WARNING:.*to use input parity pin.*dangling output for parity pin
WARNING:.*to use input parity pin.*dangling output for parity pin
INFO:.*
INFO:.*
#
#
# ----------------------------------------------------------------------------
# ----------------------------------------------------------------------------
[par]
[par]
WARNING:.*has the attribute CLK_FEEDBACK set to NONE
WARNING:.*has the attribute CLK_FEEDBACK set to NONE
WARNING:.*The signal I_MEM_WAIT_IBUF has no load
WARNING:.*The signal I_MEM_WAIT_IBUF has no load
WARNING:.*There are 1 loadless signals in this design
WARNING:.*There are 1 loadless signals in this design
#
#
# ----------------------------------------------------------------------------
# ----------------------------------------------------------------------------
[bgn]
[bgn]
WARNING:.*The signal  is incomplete
WARNING:.*The signal  is incomplete
WARNING:.*to use input parity pin.*dangling output for parity pin
WARNING:.*to use input parity pin.*dangling output for parity pin
INFO:.*To achieve optimal frequency synthesis performance
INFO:.*To achieve optimal frequency synthesis performance
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.