-- $Id: rlink_sp1c.vhd 476 2013-01-26 22:23:53Z mueller $
|
-- $Id: rlink_sp1c.vhd 476 2013-01-26 22:23:53Z mueller $
|
--
|
--
|
-- Copyright 2011- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
|
-- Copyright 2011- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
|
--
|
--
|
-- This program is free software; you may redistribute and/or modify it under
|
-- This program is free software; you may redistribute and/or modify it under
|
-- the terms of the GNU General Public License as published by the Free
|
-- the terms of the GNU General Public License as published by the Free
|
-- Software Foundation, either version 2, or at your option any later version.
|
-- Software Foundation, either version 2, or at your option any later version.
|
--
|
--
|
-- This program is distributed in the hope that it will be useful, but
|
-- This program is distributed in the hope that it will be useful, but
|
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
|
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
|
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
-- for complete details.
|
-- for complete details.
|
--
|
--
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
-- Module Name: rlink_sp1c - syn
|
-- Module Name: rlink_sp1c - syn
|
-- Description: rlink_core8 + serport_1clock combo
|
-- Description: rlink_core8 + serport_1clock combo
|
--
|
--
|
-- Dependencies: rlink_core8
|
-- Dependencies: rlink_core8
|
-- serport/serport_1clock
|
-- serport/serport_1clock
|
--
|
--
|
-- Test bench: -
|
-- Test bench: -
|
--
|
--
|
-- Target Devices: generic
|
-- Target Devices: generic
|
-- Tool versions: xst 13.1; ghdl 0.29
|
-- Tool versions: xst 13.1; ghdl 0.29
|
--
|
--
|
-- Synthesized (xst):
|
-- Synthesized (xst):
|
-- Date Rev ise Target flop lutl lutm slic t peri ifa ofa
|
-- Date Rev ise Target flop lutl lutm slic t peri ifa ofa
|
-- 2011-12-09 437 13.1 O40d xc3s1000-4 337 733 64 469 s 9.8 - -
|
-- 2011-12-09 437 13.1 O40d xc3s1000-4 337 733 64 469 s 9.8 - -
|
--
|
--
|
-- Revision History:
|
-- Revision History:
|
-- Date Rev Version Comment
|
-- Date Rev Version Comment
|
-- 2011-12-09 437 1.0 Initial version
|
-- 2011-12-09 437 1.0 Initial version
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
|
|
library ieee;
|
library ieee;
|
use ieee.std_logic_1164.all;
|
use ieee.std_logic_1164.all;
|
use ieee.numeric_std.all;
|
use ieee.numeric_std.all;
|
|
|
use work.slvtypes.all;
|
use work.slvtypes.all;
|
use work.rblib.all;
|
use work.rblib.all;
|
use work.rlinklib.all;
|
use work.rlinklib.all;
|
use work.serportlib.all;
|
use work.serportlib.all;
|
|
|
entity rlink_sp1c is -- rlink_core8+serport_1clock combo
|
entity rlink_sp1c is -- rlink_core8+serport_1clock combo
|
generic (
|
generic (
|
ATOWIDTH : positive := 5; -- access timeout counter width
|
ATOWIDTH : positive := 5; -- access timeout counter width
|
ITOWIDTH : positive := 6; -- idle timeout counter width
|
ITOWIDTH : positive := 6; -- idle timeout counter width
|
CPREF : slv4 := c_rlink_cpref; -- comma prefix
|
CPREF : slv4 := c_rlink_cpref; -- comma prefix
|
IFAWIDTH : natural := 5; -- input fifo address width (0=none)
|
IFAWIDTH : natural := 5; -- input fifo address width (0=none)
|
OFAWIDTH : natural := 5; -- output fifo address width (0=none)
|
OFAWIDTH : natural := 5; -- output fifo address width (0=none)
|
ENAPIN_RLMON : integer := sbcntl_sbf_rlmon; -- SB_CNTL for rlmon (-1=none)
|
ENAPIN_RLMON : integer := sbcntl_sbf_rlmon; -- SB_CNTL for rlmon (-1=none)
|
ENAPIN_RBMON : integer := sbcntl_sbf_rbmon; -- SB_CNTL for rbmon (-1=none)
|
ENAPIN_RBMON : integer := sbcntl_sbf_rbmon; -- SB_CNTL for rbmon (-1=none)
|
CDWIDTH : positive := 13; -- clk divider width
|
CDWIDTH : positive := 13; -- clk divider width
|
CDINIT : natural := 15); -- clk divider initial/reset setting
|
CDINIT : natural := 15); -- clk divider initial/reset setting
|
port (
|
port (
|
CLK : in slbit; -- clock
|
CLK : in slbit; -- clock
|
CE_USEC : in slbit; -- 1 usec clock enable
|
CE_USEC : in slbit; -- 1 usec clock enable
|
CE_MSEC : in slbit; -- 1 msec clock enable
|
CE_MSEC : in slbit; -- 1 msec clock enable
|
CE_INT : in slbit := '0'; -- rri ito time unit clock enable
|
CE_INT : in slbit := '0'; -- rri ito time unit clock enable
|
RESET : in slbit; -- reset
|
RESET : in slbit; -- reset
|
ENAXON : in slbit; -- enable xon/xoff handling
|
ENAXON : in slbit; -- enable xon/xoff handling
|
ENAESC : in slbit; -- enable xon/xoff escaping
|
ENAESC : in slbit; -- enable xon/xoff escaping
|
RXSD : in slbit; -- receive serial data (board view)
|
RXSD : in slbit; -- receive serial data (board view)
|
TXSD : out slbit; -- transmit serial data (board view)
|
TXSD : out slbit; -- transmit serial data (board view)
|
CTS_N : in slbit := '0'; -- clear to send (act.low, board view)
|
CTS_N : in slbit := '0'; -- clear to send (act.low, board view)
|
RTS_N : out slbit; -- request to send (act.low, board view)
|
RTS_N : out slbit; -- request to send (act.low, board view)
|
RB_MREQ : out rb_mreq_type; -- rbus: request
|
RB_MREQ : out rb_mreq_type; -- rbus: request
|
RB_SRES : in rb_sres_type; -- rbus: response
|
RB_SRES : in rb_sres_type; -- rbus: response
|
RB_LAM : in slv16; -- rbus: look at me
|
RB_LAM : in slv16; -- rbus: look at me
|
RB_STAT : in slv3; -- rbus: status flags
|
RB_STAT : in slv3; -- rbus: status flags
|
RL_MONI : out rl_moni_type; -- rlink_core: monitor port
|
RL_MONI : out rl_moni_type; -- rlink_core: monitor port
|
SER_MONI : out serport_moni_type -- serport: monitor port
|
SER_MONI : out serport_moni_type -- serport: monitor port
|
);
|
);
|
end entity rlink_sp1c;
|
end entity rlink_sp1c;
|
|
|
|
|
architecture syn of rlink_sp1c is
|
architecture syn of rlink_sp1c is
|
|
|
signal RLB_DI : slv8 := (others=>'0');
|
signal RLB_DI : slv8 := (others=>'0');
|
signal RLB_ENA : slbit := '0';
|
signal RLB_ENA : slbit := '0';
|
signal RLB_BUSY : slbit := '0';
|
signal RLB_BUSY : slbit := '0';
|
signal RLB_DO : slv8 := (others=>'0');
|
signal RLB_DO : slv8 := (others=>'0');
|
signal RLB_VAL : slbit := '0';
|
signal RLB_VAL : slbit := '0';
|
signal RLB_HOLD : slbit := '0';
|
signal RLB_HOLD : slbit := '0';
|
|
|
begin
|
begin
|
|
|
CORE : rlink_core8
|
CORE : rlink_core8
|
generic map (
|
generic map (
|
ATOWIDTH => ATOWIDTH,
|
ATOWIDTH => ATOWIDTH,
|
ITOWIDTH => ITOWIDTH,
|
ITOWIDTH => ITOWIDTH,
|
CPREF => CPREF,
|
CPREF => CPREF,
|
ENAPIN_RLMON => ENAPIN_RLMON,
|
ENAPIN_RLMON => ENAPIN_RLMON,
|
ENAPIN_RBMON => ENAPIN_RBMON)
|
ENAPIN_RBMON => ENAPIN_RBMON)
|
port map (
|
port map (
|
CLK => CLK,
|
CLK => CLK,
|
CE_INT => CE_INT,
|
CE_INT => CE_INT,
|
RESET => RESET,
|
RESET => RESET,
|
RLB_DI => RLB_DI,
|
RLB_DI => RLB_DI,
|
RLB_ENA => RLB_ENA,
|
RLB_ENA => RLB_ENA,
|
RLB_BUSY => RLB_BUSY,
|
RLB_BUSY => RLB_BUSY,
|
RLB_DO => RLB_DO,
|
RLB_DO => RLB_DO,
|
RLB_VAL => RLB_VAL,
|
RLB_VAL => RLB_VAL,
|
RLB_HOLD => RLB_HOLD,
|
RLB_HOLD => RLB_HOLD,
|
RL_MONI => RL_MONI,
|
RL_MONI => RL_MONI,
|
RB_MREQ => RB_MREQ,
|
RB_MREQ => RB_MREQ,
|
RB_SRES => RB_SRES,
|
RB_SRES => RB_SRES,
|
RB_LAM => RB_LAM,
|
RB_LAM => RB_LAM,
|
RB_STAT => RB_STAT
|
RB_STAT => RB_STAT
|
);
|
);
|
|
|
SERPORT : serport_1clock
|
SERPORT : serport_1clock
|
generic map (
|
generic map (
|
CDWIDTH => CDWIDTH,
|
CDWIDTH => CDWIDTH,
|
CDINIT => CDINIT,
|
CDINIT => CDINIT,
|
RXFAWIDTH => IFAWIDTH,
|
RXFAWIDTH => IFAWIDTH,
|
TXFAWIDTH => OFAWIDTH)
|
TXFAWIDTH => OFAWIDTH)
|
port map (
|
port map (
|
CLK => CLK,
|
CLK => CLK,
|
CE_MSEC => CE_MSEC,
|
CE_MSEC => CE_MSEC,
|
RESET => RESET,
|
RESET => RESET,
|
ENAXON => ENAXON,
|
ENAXON => ENAXON,
|
ENAESC => ENAESC,
|
ENAESC => ENAESC,
|
RXDATA => RLB_DI,
|
RXDATA => RLB_DI,
|
RXVAL => RLB_ENA,
|
RXVAL => RLB_ENA,
|
RXHOLD => RLB_BUSY,
|
RXHOLD => RLB_BUSY,
|
TXDATA => RLB_DO,
|
TXDATA => RLB_DO,
|
TXENA => RLB_VAL,
|
TXENA => RLB_VAL,
|
TXBUSY => RLB_HOLD,
|
TXBUSY => RLB_HOLD,
|
MONI => SER_MONI,
|
MONI => SER_MONI,
|
RXSD => RXSD,
|
RXSD => RXSD,
|
TXSD => TXSD,
|
TXSD => TXSD,
|
RXRTS_N => RTS_N,
|
RXRTS_N => RTS_N,
|
TXCTS_N => CTS_N
|
TXCTS_N => CTS_N
|
);
|
);
|
|
|
end syn;
|
end syn;
|
|
|