OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [rtl/] [w11a/] [tb/] [Makefile] - Diff between revs 19 and 24

Only display areas with differences | Details | Blame | View Log

Rev 19 Rev 24
# $Id: Makefile 477 2013-01-27 14:07:10Z mueller $
# $Id: Makefile 477 2013-01-27 14:07:10Z mueller $
#
#
#  Revision History:
#  Revision History:
# Date         Rev Version  Comment
# Date         Rev Version  Comment
# 2011-08-13   405   1.4    use includes from rtl/make
# 2011-08-13   405   1.4    use includes from rtl/make
# 2010-12-30   351   1.3    retire tb_rripdp_pdp11core tb_rriext_pdp11core
# 2010-12-30   351   1.3    retire tb_rripdp_pdp11core tb_rriext_pdp11core
# 2009-11-22   252   1.2    add ISim support
# 2009-11-22   252   1.2    add ISim support
# 2007-09-16    83   1.1.1  add include *.o.dep_ghdl
# 2007-09-16    83   1.1.1  add include *.o.dep_ghdl
# 2007-07-06    64   1.1    use vbom's
# 2007-07-06    64   1.1    use vbom's
# 2007-06-17    58   1.0    Initial version
# 2007-06-17    58   1.0    Initial version
#
#
EXE_all  = tb_pdp11core
EXE_all  = tb_pdp11core
#
#
# reference board for test synthesis is Spartan-6 based Nexys3
# reference board for test synthesis is Spartan-6 based Nexys3
include $(RETROBASE)/rtl/make/xflow_default_nexys3.mk
include $(RETROBASE)/rtl/make/xflow_default_nexys3.mk
#
#
.PHONY : all all_ssim all_tsim clean
.PHONY : all all_ssim all_tsim clean
#
#
all      : $(EXE_all)
all      : $(EXE_all)
all_ssim : $(EXE_all:=_ssim)
all_ssim : $(EXE_all:=_ssim)
all_tsim : $(EXE_all:=_tsim)
all_tsim : $(EXE_all:=_tsim)
#
#
clean : ise_clean ghdl_clean isim_clean
clean : ise_clean ghdl_clean isim_clean
#
#
#-----
#-----
#
#
include $(RETROBASE)/rtl/make/generic_ghdl.mk
include $(RETROBASE)/rtl/make/generic_ghdl.mk
include $(RETROBASE)/rtl/make/generic_isim.mk
include $(RETROBASE)/rtl/make/generic_isim.mk
include $(RETROBASE)/rtl/make/generic_xflow.mk
include $(RETROBASE)/rtl/make/generic_xflow.mk
#
#
VBOM_all = $(wildcard *.vbom)
VBOM_all = $(wildcard *.vbom)
#
#
ifndef DONTINCDEP
ifndef DONTINCDEP
include $(VBOM_all:.vbom=.dep_xst)
include $(VBOM_all:.vbom=.dep_xst)
include $(VBOM_all:.vbom=.dep_ghdl)
include $(VBOM_all:.vbom=.dep_ghdl)
include $(VBOM_all:.vbom=.dep_isim)
include $(VBOM_all:.vbom=.dep_isim)
include $(wildcard *.o.dep_ghdl)
include $(wildcard *.o.dep_ghdl)
endif
endif
#
#
#-----
#-----
#       time ~/misc_walter/p11_util/bin/pdp11 $*.scmd > $*.simh_raw_log
#       time ~/misc_walter/p11_util/bin/pdp11 $*.scmd > $*.simh_raw_log
%.simh_log: %.dat
%.simh_log: %.dat
        tbdat2simh $*.dat > $*.scmd
        tbdat2simh $*.dat > $*.scmd
        time pdp11 $*.scmd > $*.simh_raw_log
        time pdp11 $*.scmd > $*.simh_raw_log
        simdat_check $*.simh_raw_log > $*.simh_log
        simdat_check $*.simh_raw_log > $*.simh_log
        grep FAIL  $*.simh_log
        grep FAIL  $*.simh_log
check_dsim: tb_pdp11core tb_pdp11core_stim.dat
check_dsim: tb_pdp11core tb_pdp11core_stim.dat
        time tbw tb_pdp11core |\
        time tbw tb_pdp11core |\
           tee tb_pdp11core_dsim.log |\
           tee tb_pdp11core_dsim.log |\
           egrep "(FAIL|DONE)" || true
           egrep "(FAIL|DONE)" || true
        @ echo "# diff to reference"
        @ echo "# diff to reference"
        diff tb_pdp11core_out_ref.dat tb_pdp11core_dsim.log
        diff tb_pdp11core_out_ref.dat tb_pdp11core_dsim.log
check_ssim: tb_pdp11core_ssim tb_pdp11core_stim.dat
check_ssim: tb_pdp11core_ssim tb_pdp11core_stim.dat
        time tbw tb_pdp11core_ssim |\
        time tbw tb_pdp11core_ssim |\
           tee tb_pdp11core_ssim.log |\
           tee tb_pdp11core_ssim.log |\
           egrep "(FAIL|DONE)" || true
           egrep "(FAIL|DONE)" || true
        @ echo "# diff to reference"
        @ echo "# diff to reference"
        diff tb_pdp11core_out_ref.dat tb_pdp11core_ssim.log
        diff tb_pdp11core_out_ref.dat tb_pdp11core_ssim.log
check_simh: tb_pdp11core_stim.simh_log
check_simh: tb_pdp11core_stim.simh_log
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.