OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [tools/] [tbench/] [test_cp_psw.tcl] - Diff between revs 22 and 24

Only display areas with differences | Details | Blame | View Log

Rev 22 Rev 24
# $Id: test_cp_psw.tcl 552 2014-03-02 23:02:00Z mueller $
# $Id: test_cp_psw.tcl 552 2014-03-02 23:02:00Z mueller $
#
#
# Copyright 2013- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
# Copyright 2013- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
# License disclaimer see LICENSE_gpl_v2.txt in $RETROBASE directory
# License disclaimer see LICENSE_gpl_v2.txt in $RETROBASE directory
#
#
# Revision History:
# Revision History:
# Date         Rev Version  Comment
# Date         Rev Version  Comment
# 2013-03-31   502   1.0    Initial version
# 2013-03-31   502   1.0    Initial version
#
#
# Test that psw is writable and readable via various ways
# Test that psw is writable and readable via various ways
#  1. direct cp access
#  1. direct cp access
#  2. via 16bit memory addressing
#  2. via 16bit memory addressing
#  3. via 22bit memory addressing
#  3. via 22bit memory addressing
#  4. via ibr mapping
#  4. via ibr mapping
#
#
# This test not only verifies psw, but also all basic access methods
# This test not only verifies psw, but also all basic access methods
#
#
 
 
# ----------------------------------------------------------------------------
# ----------------------------------------------------------------------------
rlc log "test_cp_psw: test psw access via all methods"
rlc log "test_cp_psw: test psw access via all methods"
rlc log "  write/read via cp"
rlc log "  write/read via cp"
foreach w { 000000 000017 } {
foreach w { 000000 000017 } {
  $cpu cp -wps $w \
  $cpu cp -wps $w \
          -rps -edata $w
          -rps -edata $w
}
}
 
 
rlc log "  write/read via 16bit cp addressing"
rlc log "  write/read via 16bit cp addressing"
$cpu cp -wal 0177776
$cpu cp -wal 0177776
foreach w { 000000 000017 } {
foreach w { 000000 000017 } {
  $cpu cp -wm  $w \
  $cpu cp -wm  $w \
          -rm  -edata $w \
          -rm  -edata $w \
          -rps -edata $w
          -rps -edata $w
}
}
 
 
rlc log "  write/read via 22bit cp addressing"
rlc log "  write/read via 22bit cp addressing"
$cpu cp -wal 0177776 -wah 000177
$cpu cp -wal 0177776 -wah 000177
foreach w { 000000 000017 } {
foreach w { 000000 000017 } {
  $cpu cp -wm  $w \
  $cpu cp -wm  $w \
          -rm  -edata $w \
          -rm  -edata $w \
          -rps -edata $w
          -rps -edata $w
}
}
 
 
rlc log "  write/read via ibr window"
rlc log "  write/read via ibr window"
$cpu cp -wibrb 0177700 \
$cpu cp -wibrb 0177700 \
        -ribrb -edata 0017700
        -ribrb -edata 0017700
foreach w { 000000 000017 } {
foreach w { 000000 000017 } {
  $cpu cp -wibr 076 $w \
  $cpu cp -wibr 076 $w \
          -ribr 076 -edata $w \
          -ribr 076 -edata $w \
          -rps      -edata $w
          -rps      -edata $w
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.