OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.61/] [tools/] [tcl/] [rbs3hio/] [util.tcl] - Diff between revs 21 and 26

Only display areas with differences | Details | Blame | View Log

Rev 21 Rev 26
# $Id: util.tcl 516 2013-05-05 21:24:52Z mueller $
# $Id: util.tcl 516 2013-05-05 21:24:52Z mueller $
#
#
# Copyright 2011-2013 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
# Copyright 2011-2013 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
#
#
# This program is free software; you may redistribute and/or modify it under
# This program is free software; you may redistribute and/or modify it under
# the terms of the GNU General Public License as published by the Free
# the terms of the GNU General Public License as published by the Free
# Software Foundation, either version 2, or at your option any later version.
# Software Foundation, either version 2, or at your option any later version.
#
#
# This program is distributed in the hope that it will be useful, but
# This program is distributed in the hope that it will be useful, but
# WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
# WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
# or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
# or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
# for complete details.
# for complete details.
#
#
#  Revision History:
#  Revision History:
# Date         Rev Version  Comment
# Date         Rev Version  Comment
# 2011-08-14   406   1.0.2  adopt to common register layout
# 2011-08-14   406   1.0.2  adopt to common register layout
# 2011-04-17   376   1.0.1  print: show also switch values; add proc disptest
# 2011-04-17   376   1.0.1  print: show also switch values; add proc disptest
# 2011-03-27   374   1.0    Initial version
# 2011-03-27   374   1.0    Initial version
# 2011-03-19   372   0.1    First draft
# 2011-03-19   372   0.1    First draft
#
#
 
 
package provide rbs3hio 1.0
package provide rbs3hio 1.0
 
 
package require rutil
package require rutil
package require rutiltpp
package require rutiltpp
 
 
namespace eval rbs3hio {
namespace eval rbs3hio {
  #
  #
  # setup register descriptions for s3_humanio_rbus
  # setup register descriptions for s3_humanio_rbus
  #
  #
  regdsc CNTL {btn 12 4} {dspen 3} {dpen 2} {leden 1} {swien 0}
  regdsc CNTL {btn 12 4} {dspen 3} {dpen 2} {leden 1} {swien 0}
  regdsc LED  {dp 15 4} {led 7 8}
  regdsc LED  {dp 15 4} {led 7 8}
 
 
  #
  #
  # setup: amap definitions for s3_humanio_rbus
  # setup: amap definitions for s3_humanio_rbus
  # 
  # 
  proc setup {base} {
  proc setup {base} {
    rlc amap -insert hi.cntl [expr {$base + 0x00}]
    rlc amap -insert hi.cntl [expr {$base + 0x00}]
    rlc amap -insert hi.swi  [expr {$base + 0x01}]
    rlc amap -insert hi.swi  [expr {$base + 0x01}]
    rlc amap -insert hi.led  [expr {$base + 0x02}]
    rlc amap -insert hi.led  [expr {$base + 0x02}]
    rlc amap -insert hi.dsp  [expr {$base + 0x03}]
    rlc amap -insert hi.dsp  [expr {$base + 0x03}]
  }
  }
 
 
  #
  #
  # init: reset s3_humanio_rbus (clear all enables)
  # init: reset s3_humanio_rbus (clear all enables)
  # 
  # 
  proc init {} {
  proc init {} {
    rlc exec -wreg hi.cntl 0x0000
    rlc exec -wreg hi.cntl 0x0000
  }
  }
 
 
  #
  #
  # print: show status
  # print: show status
  # 
  # 
  proc print {} {
  proc print {} {
    set rval {}
    set rval {}
    rlc exec \
    rlc exec \
      -rreg hi.cntl r_cntl \
      -rreg hi.cntl r_cntl \
      -rreg hi.swi  r_swi  \
      -rreg hi.swi  r_swi  \
      -rreg hi.led  r_led  \
      -rreg hi.led  r_led  \
      -rreg hi.dsp  r_dsp
      -rreg hi.dsp  r_dsp
    set led    [regget rbs3hio::LED(led)    $r_led]
    set led    [regget rbs3hio::LED(led)    $r_led]
    set dp     [regget rbs3hio::LED(dp)     $r_led]
    set dp     [regget rbs3hio::LED(dp)     $r_led]
    append rval "  cntl: [regtxt rbs3hio::CNTL $r_cntl]"
    append rval "  cntl: [regtxt rbs3hio::CNTL $r_cntl]"
    append rval "\n  swi:  [pbvi b8 $r_swi]"
    append rval "\n  swi:  [pbvi b8 $r_swi]"
    append rval "\n  led:  [pbvi b8 $led]"
    append rval "\n  led:  [pbvi b8 $led]"
    set dspval ""
    set dspval ""
    for {set i 3} {$i >= 0} {incr i -1} {
    for {set i 3} {$i >= 0} {incr i -1} {
      set digval [expr {( $r_dsp >> ( 4 * $i ) ) & 0x0f}]
      set digval [expr {( $r_dsp >> ( 4 * $i ) ) & 0x0f}]
      set digdp  [expr {( $dp >> $i ) & 0x01}]
      set digdp  [expr {( $dp >> $i ) & 0x01}]
      append dspval [format "%x" $digval]
      append dspval [format "%x" $digval]
      if {$digdp} {append dspval "."} else {append dspval " "}
      if {$digdp} {append dspval "."} else {append dspval " "}
    }
    }
    append rval "\n  disp: [pbvi b16 $r_dsp] - [pbvi b4 $dp] -> \"$dspval\""
    append rval "\n  disp: [pbvi b16 $r_dsp] - [pbvi b4 $dp] -> \"$dspval\""
    return $rval
    return $rval
  }
  }
 
 
  #
  #
  # disptest: blink through the leds
  # disptest: blink through the leds
  # 
  # 
  proc disptest {} {
  proc disptest {} {
    rlc exec -rreg hi.cntl r_cntl
    rlc exec -rreg hi.cntl r_cntl
    set swien [regget rbs3hio::CNTL(swien) $r_cntl]
    set swien [regget rbs3hio::CNTL(swien) $r_cntl]
    rlc exec -wreg hi.cntl [regbld rbs3hio::CNTL dspen dpen leden \
    rlc exec -wreg hi.cntl [regbld rbs3hio::CNTL dspen dpen leden \
                              [list swien $swien]  ]
                              [list swien $swien]  ]
 
 
    foreach ledval {0x0f 0xf0 0xff} {
    foreach ledval {0x0f 0xf0 0xff} {
      set dpval [expr {$ledval & 0x0f}]
      set dpval [expr {$ledval & 0x0f}]
      set hiled  [regbld rbs3hio::LED [list led $ledval] [list dp $dpval]]
      set hiled  [regbld rbs3hio::LED [list led $ledval] [list dp $dpval]]
      rlc exec \
      rlc exec \
        -wreg hi.led $hiled \
        -wreg hi.led $hiled \
        -wreg hi.dsp 0xffff
        -wreg hi.dsp 0xffff
      after 250
      after 250
    }
    }
 
 
    for {set i 0} {$i <= 0xf} {incr i} {
    for {set i 0} {$i <= 0xf} {incr i} {
      set ledval [expr {( $i << 4 ) | $i}]
      set ledval [expr {( $i << 4 ) | $i}]
      set dspval [expr {( $ledval << 8 ) | $ledval}]
      set dspval [expr {( $ledval << 8 ) | $ledval}]
      set hiled  [regbld rbs3hio::LED [list led $ledval] [list dp $i]]
      set hiled  [regbld rbs3hio::LED [list led $ledval] [list dp $i]]
      rlc exec \
      rlc exec \
        -wreg hi.led $hiled \
        -wreg hi.led $hiled \
        -wreg hi.dsp $dspval
        -wreg hi.dsp $dspval
      after 250
      after 250
    }
    }
 
 
    set ledval 0x01
    set ledval 0x01
    for {set i 0} {$i < 32} {incr i} {
    for {set i 0} {$i < 32} {incr i} {
      set dpval [expr {$ledval & 0x0f}]
      set dpval [expr {$ledval & 0x0f}]
      set hiled  [regbld rbs3hio::LED [list led $ledval] [list dp $dpval]]
      set hiled  [regbld rbs3hio::LED [list led $ledval] [list dp $dpval]]
      rlc exec \
      rlc exec \
        -wreg hi.led $hiled \
        -wreg hi.led $hiled \
        -wreg hi.dsp $i
        -wreg hi.dsp $i
      after 50
      after 50
      set ledval [expr {$ledval << 1}]
      set ledval [expr {$ledval << 1}]
      if {$ledval & 0x100} {set ledval [expr {( $ledval & 0xff ) | 0x01}] }
      if {$ledval & 0x100} {set ledval [expr {( $ledval & 0xff ) | 0x01}] }
    }
    }
 
 
    rlc exec \
    rlc exec \
      -wreg hi.cntl $r_cntl \
      -wreg hi.cntl $r_cntl \
      -wreg hi.led  0x0 \
      -wreg hi.led  0x0 \
      -wreg hi.dsp  0x0
      -wreg hi.dsp  0x0
  }
  }
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.