-- $Id: nexys3lib.vhd 649 2015-02-21 21:10:16Z mueller $
|
-- $Id: nexys3lib.vhd 649 2015-02-21 21:10:16Z mueller $
|
--
|
--
|
-- Copyright 2011-2013 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
|
-- Copyright 2011-2013 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
|
--
|
--
|
-- This program is free software; you may redistribute and/or modify it under
|
-- This program is free software; you may redistribute and/or modify it under
|
-- the terms of the GNU General Public License as published by the Free
|
-- the terms of the GNU General Public License as published by the Free
|
-- Software Foundation, either version 2, or at your option any later version.
|
-- Software Foundation, either version 2, or at your option any later version.
|
--
|
--
|
-- This program is distributed in the hope that it will be useful, but
|
-- This program is distributed in the hope that it will be useful, but
|
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
|
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
|
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
-- for complete details.
|
-- for complete details.
|
--
|
--
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
-- Package Name: nexys3lib
|
-- Package Name: nexys3lib
|
-- Description: Nexys 3 components
|
-- Description: Nexys 3 components
|
--
|
--
|
-- Dependencies: -
|
-- Dependencies: -
|
-- Tool versions: xst 13.1-14.7; ghdl 0.29-0.31
|
-- Tool versions: xst 13.1-14.7; ghdl 0.29-0.31
|
--
|
--
|
-- Revision History:
|
-- Revision History:
|
-- Date Rev Version Comment
|
-- Date Rev Version Comment
|
-- 2013-04-21 509 1.1 add nexys3_cuff_aif, nexys3_fusp_cuff_aif
|
-- 2013-04-21 509 1.1 add nexys3_cuff_aif, nexys3_fusp_cuff_aif
|
-- 2011-11-25 432 1.0 Initial version
|
-- 2011-11-25 432 1.0 Initial version
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
|
|
library ieee;
|
library ieee;
|
use ieee.std_logic_1164.all;
|
use ieee.std_logic_1164.all;
|
|
|
use work.slvtypes.all;
|
use work.slvtypes.all;
|
|
|
package nexys3lib is
|
package nexys3lib is
|
|
|
component nexys3_aif is -- NEXYS 3, abstract iface, base
|
component nexys3_aif is -- NEXYS 3, abstract iface, base
|
port (
|
port (
|
I_CLK100 : in slbit; -- 100 MHz clock
|
I_CLK100 : in slbit; -- 100 MHz clock
|
I_RXD : in slbit; -- receive data (board view)
|
I_RXD : in slbit; -- receive data (board view)
|
O_TXD : out slbit; -- transmit data (board view)
|
O_TXD : out slbit; -- transmit data (board view)
|
I_SWI : in slv8; -- n3 switches
|
I_SWI : in slv8; -- n3 switches
|
I_BTN : in slv5; -- n3 buttons
|
I_BTN : in slv5; -- n3 buttons
|
O_LED : out slv8; -- n3 leds
|
O_LED : out slv8; -- n3 leds
|
O_ANO_N : out slv4; -- 7 segment disp: anodes (act.low)
|
O_ANO_N : out slv4; -- 7 segment disp: anodes (act.low)
|
O_SEG_N : out slv8; -- 7 segment disp: segments (act.low)
|
O_SEG_N : out slv8; -- 7 segment disp: segments (act.low)
|
O_MEM_CE_N : out slbit; -- cram: chip enable (act.low)
|
O_MEM_CE_N : out slbit; -- cram: chip enable (act.low)
|
O_MEM_BE_N : out slv2; -- cram: byte enables (act.low)
|
O_MEM_BE_N : out slv2; -- cram: byte enables (act.low)
|
O_MEM_WE_N : out slbit; -- cram: write enable (act.low)
|
O_MEM_WE_N : out slbit; -- cram: write enable (act.low)
|
O_MEM_OE_N : out slbit; -- cram: output enable (act.low)
|
O_MEM_OE_N : out slbit; -- cram: output enable (act.low)
|
O_MEM_ADV_N : out slbit; -- cram: address valid (act.low)
|
O_MEM_ADV_N : out slbit; -- cram: address valid (act.low)
|
O_MEM_CLK : out slbit; -- cram: clock
|
O_MEM_CLK : out slbit; -- cram: clock
|
O_MEM_CRE : out slbit; -- cram: command register enable
|
O_MEM_CRE : out slbit; -- cram: command register enable
|
I_MEM_WAIT : in slbit; -- cram: mem wait
|
I_MEM_WAIT : in slbit; -- cram: mem wait
|
O_MEM_ADDR : out slv23; -- cram: address lines
|
O_MEM_ADDR : out slv23; -- cram: address lines
|
IO_MEM_DATA : inout slv16; -- cram: data lines
|
IO_MEM_DATA : inout slv16; -- cram: data lines
|
O_PPCM_CE_N : out slbit; -- ppcm: ...
|
O_PPCM_CE_N : out slbit; -- ppcm: ...
|
O_PPCM_RST_N : out slbit -- ppcm: ...
|
O_PPCM_RST_N : out slbit -- ppcm: ...
|
);
|
);
|
end component;
|
end component;
|
|
|
component nexys3_fusp_aif is -- NEXYS 3, abstract iface, base+fusp
|
component nexys3_fusp_aif is -- NEXYS 3, abstract iface, base+fusp
|
port (
|
port (
|
I_CLK100 : in slbit; -- 100 MHz clock
|
I_CLK100 : in slbit; -- 100 MHz clock
|
I_RXD : in slbit; -- receive data (board view)
|
I_RXD : in slbit; -- receive data (board view)
|
O_TXD : out slbit; -- transmit data (board view)
|
O_TXD : out slbit; -- transmit data (board view)
|
I_SWI : in slv8; -- n3 switches
|
I_SWI : in slv8; -- n3 switches
|
I_BTN : in slv5; -- n3 buttons
|
I_BTN : in slv5; -- n3 buttons
|
O_LED : out slv8; -- n3 leds
|
O_LED : out slv8; -- n3 leds
|
O_ANO_N : out slv4; -- 7 segment disp: anodes (act.low)
|
O_ANO_N : out slv4; -- 7 segment disp: anodes (act.low)
|
O_SEG_N : out slv8; -- 7 segment disp: segments (act.low)
|
O_SEG_N : out slv8; -- 7 segment disp: segments (act.low)
|
O_MEM_CE_N : out slbit; -- cram: chip enable (act.low)
|
O_MEM_CE_N : out slbit; -- cram: chip enable (act.low)
|
O_MEM_BE_N : out slv2; -- cram: byte enables (act.low)
|
O_MEM_BE_N : out slv2; -- cram: byte enables (act.low)
|
O_MEM_WE_N : out slbit; -- cram: write enable (act.low)
|
O_MEM_WE_N : out slbit; -- cram: write enable (act.low)
|
O_MEM_OE_N : out slbit; -- cram: output enable (act.low)
|
O_MEM_OE_N : out slbit; -- cram: output enable (act.low)
|
O_MEM_ADV_N : out slbit; -- cram: address valid (act.low)
|
O_MEM_ADV_N : out slbit; -- cram: address valid (act.low)
|
O_MEM_CLK : out slbit; -- cram: clock
|
O_MEM_CLK : out slbit; -- cram: clock
|
O_MEM_CRE : out slbit; -- cram: command register enable
|
O_MEM_CRE : out slbit; -- cram: command register enable
|
I_MEM_WAIT : in slbit; -- cram: mem wait
|
I_MEM_WAIT : in slbit; -- cram: mem wait
|
O_MEM_ADDR : out slv23; -- cram: address lines
|
O_MEM_ADDR : out slv23; -- cram: address lines
|
IO_MEM_DATA : inout slv16; -- cram: data lines
|
IO_MEM_DATA : inout slv16; -- cram: data lines
|
O_PPCM_CE_N : out slbit; -- ppcm: ...
|
O_PPCM_CE_N : out slbit; -- ppcm: ...
|
O_PPCM_RST_N : out slbit; -- ppcm: ...
|
O_PPCM_RST_N : out slbit; -- ppcm: ...
|
O_FUSP_RTS_N : out slbit; -- fusp: rs232 rts_n
|
O_FUSP_RTS_N : out slbit; -- fusp: rs232 rts_n
|
I_FUSP_CTS_N : in slbit; -- fusp: rs232 cts_n
|
I_FUSP_CTS_N : in slbit; -- fusp: rs232 cts_n
|
I_FUSP_RXD : in slbit; -- fusp: rs232 rx
|
I_FUSP_RXD : in slbit; -- fusp: rs232 rx
|
O_FUSP_TXD : out slbit -- fusp: rs232 tx
|
O_FUSP_TXD : out slbit -- fusp: rs232 tx
|
);
|
);
|
end component;
|
end component;
|
|
|
component nexys3_cuff_aif is -- NEXYS 3, abstract iface, base+cuff
|
component nexys3_cuff_aif is -- NEXYS 3, abstract iface, base+cuff
|
port (
|
port (
|
I_CLK100 : in slbit; -- 100 MHz clock
|
I_CLK100 : in slbit; -- 100 MHz clock
|
I_RXD : in slbit; -- receive data (board view)
|
I_RXD : in slbit; -- receive data (board view)
|
O_TXD : out slbit; -- transmit data (board view)
|
O_TXD : out slbit; -- transmit data (board view)
|
I_SWI : in slv8; -- n3 switches
|
I_SWI : in slv8; -- n3 switches
|
I_BTN : in slv5; -- n3 buttons
|
I_BTN : in slv5; -- n3 buttons
|
O_LED : out slv8; -- n3 leds
|
O_LED : out slv8; -- n3 leds
|
O_ANO_N : out slv4; -- 7 segment disp: anodes (act.low)
|
O_ANO_N : out slv4; -- 7 segment disp: anodes (act.low)
|
O_SEG_N : out slv8; -- 7 segment disp: segments (act.low)
|
O_SEG_N : out slv8; -- 7 segment disp: segments (act.low)
|
O_MEM_CE_N : out slbit; -- cram: chip enable (act.low)
|
O_MEM_CE_N : out slbit; -- cram: chip enable (act.low)
|
O_MEM_BE_N : out slv2; -- cram: byte enables (act.low)
|
O_MEM_BE_N : out slv2; -- cram: byte enables (act.low)
|
O_MEM_WE_N : out slbit; -- cram: write enable (act.low)
|
O_MEM_WE_N : out slbit; -- cram: write enable (act.low)
|
O_MEM_OE_N : out slbit; -- cram: output enable (act.low)
|
O_MEM_OE_N : out slbit; -- cram: output enable (act.low)
|
O_MEM_ADV_N : out slbit; -- cram: address valid (act.low)
|
O_MEM_ADV_N : out slbit; -- cram: address valid (act.low)
|
O_MEM_CLK : out slbit; -- cram: clock
|
O_MEM_CLK : out slbit; -- cram: clock
|
O_MEM_CRE : out slbit; -- cram: command register enable
|
O_MEM_CRE : out slbit; -- cram: command register enable
|
I_MEM_WAIT : in slbit; -- cram: mem wait
|
I_MEM_WAIT : in slbit; -- cram: mem wait
|
O_MEM_ADDR : out slv23; -- cram: address lines
|
O_MEM_ADDR : out slv23; -- cram: address lines
|
IO_MEM_DATA : inout slv16; -- cram: data lines
|
IO_MEM_DATA : inout slv16; -- cram: data lines
|
O_PPCM_CE_N : out slbit; -- ppcm: ...
|
O_PPCM_CE_N : out slbit; -- ppcm: ...
|
O_PPCM_RST_N : out slbit; -- ppcm: ...
|
O_PPCM_RST_N : out slbit; -- ppcm: ...
|
I_FX2_IFCLK : in slbit; -- fx2: interface clock
|
I_FX2_IFCLK : in slbit; -- fx2: interface clock
|
O_FX2_FIFO : out slv2; -- fx2: fifo address
|
O_FX2_FIFO : out slv2; -- fx2: fifo address
|
I_FX2_FLAG : in slv4; -- fx2: fifo flags
|
I_FX2_FLAG : in slv4; -- fx2: fifo flags
|
O_FX2_SLRD_N : out slbit; -- fx2: read enable (act.low)
|
O_FX2_SLRD_N : out slbit; -- fx2: read enable (act.low)
|
O_FX2_SLWR_N : out slbit; -- fx2: write enable (act.low)
|
O_FX2_SLWR_N : out slbit; -- fx2: write enable (act.low)
|
O_FX2_SLOE_N : out slbit; -- fx2: output enable (act.low)
|
O_FX2_SLOE_N : out slbit; -- fx2: output enable (act.low)
|
O_FX2_PKTEND_N : out slbit; -- fx2: packet end (act.low)
|
O_FX2_PKTEND_N : out slbit; -- fx2: packet end (act.low)
|
IO_FX2_DATA : inout slv8 -- fx2: data lines
|
IO_FX2_DATA : inout slv8 -- fx2: data lines
|
);
|
);
|
end component;
|
end component;
|
|
|
component nexys3_fusp_cuff_aif is -- NEXYS 3, abstract iface, +fusp+cuff
|
component nexys3_fusp_cuff_aif is -- NEXYS 3, abstract iface, +fusp+cuff
|
port (
|
port (
|
I_CLK100 : in slbit; -- 100 MHz clock
|
I_CLK100 : in slbit; -- 100 MHz clock
|
I_RXD : in slbit; -- receive data (board view)
|
I_RXD : in slbit; -- receive data (board view)
|
O_TXD : out slbit; -- transmit data (board view)
|
O_TXD : out slbit; -- transmit data (board view)
|
I_SWI : in slv8; -- n3 switches
|
I_SWI : in slv8; -- n3 switches
|
I_BTN : in slv5; -- n3 buttons
|
I_BTN : in slv5; -- n3 buttons
|
O_LED : out slv8; -- n3 leds
|
O_LED : out slv8; -- n3 leds
|
O_ANO_N : out slv4; -- 7 segment disp: anodes (act.low)
|
O_ANO_N : out slv4; -- 7 segment disp: anodes (act.low)
|
O_SEG_N : out slv8; -- 7 segment disp: segments (act.low)
|
O_SEG_N : out slv8; -- 7 segment disp: segments (act.low)
|
O_MEM_CE_N : out slbit; -- cram: chip enable (act.low)
|
O_MEM_CE_N : out slbit; -- cram: chip enable (act.low)
|
O_MEM_BE_N : out slv2; -- cram: byte enables (act.low)
|
O_MEM_BE_N : out slv2; -- cram: byte enables (act.low)
|
O_MEM_WE_N : out slbit; -- cram: write enable (act.low)
|
O_MEM_WE_N : out slbit; -- cram: write enable (act.low)
|
O_MEM_OE_N : out slbit; -- cram: output enable (act.low)
|
O_MEM_OE_N : out slbit; -- cram: output enable (act.low)
|
O_MEM_ADV_N : out slbit; -- cram: address valid (act.low)
|
O_MEM_ADV_N : out slbit; -- cram: address valid (act.low)
|
O_MEM_CLK : out slbit; -- cram: clock
|
O_MEM_CLK : out slbit; -- cram: clock
|
O_MEM_CRE : out slbit; -- cram: command register enable
|
O_MEM_CRE : out slbit; -- cram: command register enable
|
I_MEM_WAIT : in slbit; -- cram: mem wait
|
I_MEM_WAIT : in slbit; -- cram: mem wait
|
O_MEM_ADDR : out slv23; -- cram: address lines
|
O_MEM_ADDR : out slv23; -- cram: address lines
|
IO_MEM_DATA : inout slv16; -- cram: data lines
|
IO_MEM_DATA : inout slv16; -- cram: data lines
|
O_PPCM_CE_N : out slbit; -- ppcm: ...
|
O_PPCM_CE_N : out slbit; -- ppcm: ...
|
O_PPCM_RST_N : out slbit; -- ppcm: ...
|
O_PPCM_RST_N : out slbit; -- ppcm: ...
|
O_FUSP_RTS_N : out slbit; -- fusp: rs232 rts_n
|
O_FUSP_RTS_N : out slbit; -- fusp: rs232 rts_n
|
I_FUSP_CTS_N : in slbit; -- fusp: rs232 cts_n
|
I_FUSP_CTS_N : in slbit; -- fusp: rs232 cts_n
|
I_FUSP_RXD : in slbit; -- fusp: rs232 rx
|
I_FUSP_RXD : in slbit; -- fusp: rs232 rx
|
O_FUSP_TXD : out slbit; -- fusp: rs232 tx
|
O_FUSP_TXD : out slbit; -- fusp: rs232 tx
|
I_FX2_IFCLK : in slbit; -- fx2: interface clock
|
I_FX2_IFCLK : in slbit; -- fx2: interface clock
|
O_FX2_FIFO : out slv2; -- fx2: fifo address
|
O_FX2_FIFO : out slv2; -- fx2: fifo address
|
I_FX2_FLAG : in slv4; -- fx2: fifo flags
|
I_FX2_FLAG : in slv4; -- fx2: fifo flags
|
O_FX2_SLRD_N : out slbit; -- fx2: read enable (act.low)
|
O_FX2_SLRD_N : out slbit; -- fx2: read enable (act.low)
|
O_FX2_SLWR_N : out slbit; -- fx2: write enable (act.low)
|
O_FX2_SLWR_N : out slbit; -- fx2: write enable (act.low)
|
O_FX2_SLOE_N : out slbit; -- fx2: output enable (act.low)
|
O_FX2_SLOE_N : out slbit; -- fx2: output enable (act.low)
|
O_FX2_PKTEND_N : out slbit; -- fx2: packet end (act.low)
|
O_FX2_PKTEND_N : out slbit; -- fx2: packet end (act.low)
|
IO_FX2_DATA : inout slv8 -- fx2: data lines
|
IO_FX2_DATA : inout slv8 -- fx2: data lines
|
);
|
);
|
end component;
|
end component;
|
|
|
end package nexys3lib;
|
end package nexys3lib;
|
|
|