OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [doc/] [FILES.txt] - Diff between revs 11 and 12

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 11 Rev 12
# $Id: README.txt 376 2011-04-17 12:24:07Z mueller $
# $Id: README.txt 408 2011-09-12 19:48:36Z mueller $
 
 
Release notes for w11a
Release notes for w11a
  Table of content:
  Table of content:
  1. Documentation
  1. Documentation
  2. Files
  2. Files
  3. Change Log
  3. Change Log
1. Documentation -------------------------------------------------------------
1. Documentation -------------------------------------------------------------
  More detailed information on installation, build and test can be found
  More detailed information on installation, build and test can be found
  in the doc directory, specifically
  in the doc directory, specifically
    * README.txt: release notes
    * README.txt: release notes
    * INSTALL.txt: installation and building test benches and systems
    * INSTALL.txt: installation and building test benches and systems
    * w11a_tb_guide.txt: running test benches
    * w11a_tb_guide.txt: running test benches
    * w11a_os_guide.txt: booting operating systems
    * w11a_os_guide.txt: booting operating systems
    * w11a_known_issues.txt: known differences, limitations and issues
    * w11a_known_issues.txt: known differences, limitations and issues
2. Files ---------------------------------------------------------------------
2. Files ---------------------------------------------------------------------
   doc                          Documentation
   doc                          Documentation
   rtl                          VHDL sources
   rtl                          VHDL sources
   rtl/bplib                    - board and component support libs
   rtl/bplib                    - board and component support libs
   rtl/bplib/issi                 - for ISSI parts
   rtl/bplib/issi                 - for ISSI parts
   rtl/bplib/micron               - for Micron parts
   rtl/bplib/micron               - for Micron parts
   rtl/bplib/nexys2               - for Digilent Nexsy2 board
   rtl/bplib/nexys2               - for Digilent Nexsy2 board
   rtl/bplib/s3board              - for Digilent S3BOARD
   rtl/bplib/s3board              - for Digilent S3BOARD
   rtl/ibus                     - ibus devices (UNIBUS peripherals)
   rtl/ibus                     - ibus devices (UNIBUS peripherals)
   rtl/sys_gen                  - top level designs
   rtl/sys_gen                  - top level designs
   rtl/sys_gen/tst_rlink          - top level designs for an rlink tester
   rtl/sys_gen/tst_rlink          - top level designs for an rlink tester
   rtl/sys_gen/tst_rlink/nexys2     - rlink tester system for Digilent Nexsy2
   rtl/sys_gen/tst_rlink/nexys2     - rlink tester system for Digilent Nexsy2
   rtl/sys_gen/w11a               - top level designs for w11a SoC
   rtl/sys_gen/w11a               - top level designs for w11a SoC
   rtl/sys_gen/w11a/nexys2          - w11a SoC for Digilent Nexsy2
   rtl/sys_gen/w11a/nexys2          - w11a SoC for Digilent Nexsy2
   rtl/sys_gen/w11a/s3board         - w11a SoC for Digilent S3BOARD
   rtl/sys_gen/w11a/s3board         - w11a SoC for Digilent S3BOARD
   rtl/vlib                     - VHDL component libs
   rtl/vlib                     - VHDL component libs
   rtl/vlib/comlib                - communication
   rtl/vlib/comlib                - communication
   rtl/vlib/genlib                - general
   rtl/vlib/genlib                - general
   rtl/vlib/memlib                - memory
   rtl/vlib/memlib                - memory
   rtl/vlib/rbus                  - rri: rbus
   rtl/vlib/rbus                  - rri: rbus
   rtl/vlib/rlink                 - rri: rlink
   rtl/vlib/rlink                 - rri: rlink
   rtl/vlib/serport               - serial port (UART)
   rtl/vlib/serport               - serial port (UART)
   rtl/vlib/simlib                - simulation helper lib
   rtl/vlib/simlib                - simulation helper lib
   rtl/vlib/xlib                  - Xilinx specific components
   rtl/vlib/xlib                  - Xilinx specific components
   rtl/w11a                     - w11a core
   rtl/w11a                     - w11a core
   tools                        helper programs
   tools                        helper programs
   tools/bin                    - scripts and binaries
   tools/bin                    - scripts and binaries
   tools/dox                    - Doxygen documentation configuration
   tools/dox                    - Doxygen documentation configuration
   tools/make                   - make includes
   tools/make                   - make includes
   tools/src                    - C++ sources
   tools/src                    - C++ sources
   tools/src/librlink             - basic rlink interface
   tools/src/librlink             - basic rlink interface
   tools/src/librlinktpp          - C++ to tcl binding for rlink interface
   tools/src/librlinktpp          - C++ to tcl binding for rlink interface
   tools/src/librtools            - general support classes and methods
   tools/src/librtools            - general support classes and methods
   tools/src/librtcltools         - support classes to implement Tcl bindings
   tools/src/librtcltools         - support classes to implement Tcl bindings
   tools/src/librutiltpp          - Tcl support commands implemented in C++
   tools/src/librutiltpp          - Tcl support commands implemented in C++
   tools/tcl                    - Tcl scripts
   tools/tcl                    - Tcl scripts
3. Change Log ----------------------------------------------------------------
3. Change Log ----------------------------------------------------------------
 
 
 
- trunk (2011-09-11: svn rev 12(oc) 408(wfjm); untagged w11a_V0.531) +++++++++
 
 
 
  - Summary
 
    - Many small changes to prepare upcoming support for
 
      - Spartan-6 boards (nexys3 and atlys)
 
      - usage of Cypress FX2 USB interface on nexys2/3 and atlys boards
 
    - no functional change of w11a CPU core or any test systems
 
 
 
  - Changes
 
    - use boost libraries instead of custom coding:
 
      - boost/function and /bind for callbacks, retire RmethDscBase and RmethDsc
 
      - boost/foreach for some iterator loops
 
      Note: boost 1.35 and gcc 4.3 or newer is required, see INSTALL.txt
 
    - module renames:
 
        bplib/s3board/s3_rs232_iob_int -> bplib/bpgen/bp_rs232_2line_iob
 
        bplib/s3board/s3_rs232_iob_ext -> bplib/bpgen/bp_rs232_4line_iob
 
        bplib/s3board/s3_dispdrv       -> bplib/bpgen/sn_4x7segctl
 
        bplib/s3board/s3_humanio       -> bplib/bpgen/sn_humanio
 
        bplib/s3board/s3_humanio_rbus  -> bplib/bpgen/sn_humanio_rbus
 
    - other renames:
 
        tools/bin/impact_wrapper       -> tools/bin/config_wrapper
 
    - reorganize Makefile includes and xflow option files
 
        rtl/vlib/Makefile.ghdl         -> rtl/make/generic_ghdl.mk
 
        rtl/vlib/Makefile.isim         -> rtl/make/generic_isim.mk
 
        rtl/vlib/Makefile.xflow        -> rtl/make/generic_xflow.mk
 
        rtl/vlib/xst_vhdl.opt          -> rtl/make/syn_s3_speed.opt
 
        rtl/vlib/balanced.opt          -> rtl/make/imp_s3_speed.opt
 
 
- trunk (2011-04-17: svn rev 11(oc) 376(wfjm); untagged w11a_V0.53) ++++++++++
- trunk (2011-04-17: svn rev 11(oc) 376(wfjm); untagged w11a_V0.53) ++++++++++
  - Summary
  - Summary
    - Introduce C++ and Tcl based backend server. A set of C++ classes provide
    - Introduce C++ and Tcl based backend server. A set of C++ classes provide
      the basic rlink communication promitives. Additional glue classes provide
      the basic rlink communication promitives. Additional glue classes provide
      a Tcl binding. This first phase contains the basic functionality needed
      a Tcl binding. This first phase contains the basic functionality needed
      to control simple test benches.
      to control simple test benches.
    - add an 'rlink exerciser' (tst_rlink) and a top level design for a Nexys2
    - add an 'rlink exerciser' (tst_rlink) and a top level design for a Nexys2
      board (sys_tst_rlink_n2) and a test suite implemented in Tcl.
      board (sys_tst_rlink_n2) and a test suite implemented in Tcl.
  - Note: No functional changes in w11a core and I/O system at this point!
  - Note: No functional changes in w11a core and I/O system at this point!
          The w11a demonstrator systems are still operated with the old
          The w11a demonstrator systems are still operated with the old
          backend code (pi_rri).
          backend code (pi_rri).
  - New features
  - New features
    - new directory trees for
    - new directory trees for
      - C++ sources of backend (plus make and doxygen documentation support)
      - C++ sources of backend (plus make and doxygen documentation support)
        - tools/dox                - Doxygen documentation configuration
        - tools/dox                - Doxygen documentation configuration
        - tools/make               - make includes
        - tools/make               - make includes
        - tools/src/librlink       - basic rlink interface
        - tools/src/librlink       - basic rlink interface
        - tools/src/librlinktpp    - C++ to tcl binding for rlink interface
        - tools/src/librlinktpp    - C++ to tcl binding for rlink interface
        - tools/src/librtools      - general support classes and methods
        - tools/src/librtools      - general support classes and methods
        - tools/src/librtcltools   - support classes to implement Tcl bindings
        - tools/src/librtcltools   - support classes to implement Tcl bindings
        - tools/src/librutiltpp    - Tcl support commands implemented in C++
        - tools/src/librutiltpp    - Tcl support commands implemented in C++
      - VHDL sources of an 'rlink exerciser'
      - VHDL sources of an 'rlink exerciser'
        - rtl/sys_gen/tst_rlink    - top level designs for an rlink tester
        - rtl/sys_gen/tst_rlink    - top level designs for an rlink tester
        - rtl/sys_gen/tst_rlink/nexys2  - rlink tester system for Nexsy2 board
        - rtl/sys_gen/tst_rlink/nexys2  - rlink tester system for Nexsy2 board
      - Tcl sources of 'rlink exerciser'
      - Tcl sources of 'rlink exerciser'
        - tools/tcl/rlink          - defs and proc's for basic rlink functions
        - tools/tcl/rlink          - defs and proc's for basic rlink functions
        - tools/tcl/rutil          - general support procs
        - tools/tcl/rutil          - general support procs
        - tools/tcl/rbtest         - defs and proc's for rbd_tester
        - tools/tcl/rbtest         - defs and proc's for rbd_tester
        - tools/tcl/rbbram         - defs and proc's for rbd_bram
        - tools/tcl/rbbram         - defs and proc's for rbd_bram
        - tools/tcl/rbmoni         - defs and proc's for rbd_rbmon
        - tools/tcl/rbmoni         - defs and proc's for rbd_rbmon
        - tools/tcl/rbs3hio        - defs and proc's for s3_humanio_rbus
        - tools/tcl/rbs3hio        - defs and proc's for s3_humanio_rbus
        - tools/tcl/tst_rlink      - defs and proc's for tst_rlink
        - tools/tcl/tst_rlink      - defs and proc's for tst_rlink
    - new modules
    - new modules
      - rtl/vlib/rbus
      - rtl/vlib/rbus
        - rbd_bram     - rbus bram test target
        - rbd_bram     - rbus bram test target
        - rbd_eyemon   - eye monitor for serport's
        - rbd_eyemon   - eye monitor for serport's
        - rbd_rbmon    - rbus monitor
        - rbd_rbmon    - rbus monitor
        - rbd_tester   - rbus tester
        - rbd_tester   - rbus tester
        - rbd_timer    - usec precision timer
        - rbd_timer    - usec precision timer
      - rtl/vlib/memlib
      - rtl/vlib/memlib
        - additional wrappers for distributed and block memories added
        - additional wrappers for distributed and block memories added
      - tools/bin
      - tools/bin
        - ti_rri: Tcl driver for rlink tests and servers (will replace pi_rri)
        - ti_rri: Tcl driver for rlink tests and servers (will replace pi_rri)
- trunk (2011-01-02: svn rev 9(oc) 352(wfjm); untagged w11a_V0.52) +++++++++++
- trunk (2011-01-02: svn rev 9(oc) 352(wfjm); untagged w11a_V0.52) +++++++++++
  - Summary
  - Summary
    - Introduce rbus protocol V3
    - Introduce rbus protocol V3
    - reorganize rbus and rlink modules, many renames
    - reorganize rbus and rlink modules, many renames
  - Changes
  - Changes
    - module renames:
    - module renames:
      - the rri (remote-register-interface) components were re-organized and
      - the rri (remote-register-interface) components were re-organized and
        cleanly separated into rbus and rlink components:
        cleanly separated into rbus and rlink components:
          rri/rb_sres_or_*              -> rbus/rb_sres_or_*
          rri/rb_sres_or_*              -> rbus/rb_sres_or_*
          rri/rri_core                  -> rlink/rlink_core
          rri/rri_core                  -> rlink/rlink_core
          rri/rri_base_serport          -> rlink/rlink_base_serport
          rri/rri_base_serport          -> rlink/rlink_base_serport
          rri/rrilib                    -> rbus/rblib
          rri/rrilib                    -> rbus/rblib
                                        -> rlink/rlinklib
                                        -> rlink/rlinklib
          rri/rri_serport               -> rlink/rlink_serport
          rri/rri_serport               -> rlink/rlink_serport
          rri/tb/rritb_sres_or_mon      -> rbus/rb_sres_or_mon
          rri/tb/rritb_sres_or_mon      -> rbus/rb_sres_or_mon
      - the rri test bench monitors were reorganized and renamed
      - the rri test bench monitors were reorganized and renamed
          rri/tb/rritb_cpmon            -> rlink/rlink_mon
          rri/tb/rritb_cpmon            -> rlink/rlink_mon
          rri/tb/rritb_cpmon_sb         -> rlink/rlink_mon_sb
          rri/tb/rritb_cpmon_sb         -> rlink/rlink_mon_sb
          rri/tb/rritb_rbmon            -> rbus/rb_mon
          rri/tb/rritb_rbmon            -> rbus/rb_mon
          rri/tb/rritb_rbmon_sb         -> rbus/rb_mon_sb
          rri/tb/rritb_rbmon_sb         -> rbus/rb_mon_sb
      - the rri low level test bench were also renamed
      - the rri low level test bench were also renamed
          rri/tb/tb_rri                 -> rlink/tb/tb_rlink
          rri/tb/tb_rri                 -> rlink/tb/tb_rlink
          rri/tb/tb_rri_core            -> rlink/tb/tb_rlink_direct
          rri/tb/tb_rri_core            -> rlink/tb/tb_rlink_direct
          rri/tb/tb_rri_serport         -> rlink/tb/tb_rlink_serport
          rri/tb/tb_rri_serport         -> rlink/tb/tb_rlink_serport
      - the base modules for rlink+cext based test benches were renamed
      - the base modules for rlink+cext based test benches were renamed
          rri/tb/rritb_core_cm          -> rlink/tb/tbcore_rlink_dcm
          rri/tb/rritb_core_cm          -> rlink/tb/tbcore_rlink_dcm
          rri/tb/rritb_core             -> rlink/tb/tbcore_rlink
          rri/tb/rritb_core             -> rlink/tb/tbcore_rlink
          rri/tb/vhpi_rriext            -> rlink/tb/rlink_cext_vhpi
          rri/tb/vhpi_rriext            -> rlink/tb/rlink_cext_vhpi
          rri/tb/cext_rriext.c          -> rlink/tb/rlink_cext.c
          rri/tb/cext_rriext.c          -> rlink/tb/rlink_cext.c
      - other rri/rbus related renames
      - other rri/rbus related renames
          bplib/s3board/s3_humanio_rri  -> s3_humanio_rbus
          bplib/s3board/s3_humanio_rri  -> s3_humanio_rbus
          w11a/pdp11_core_rri           -> pdp11_core_rbus
          w11a/pdp11_core_rri           -> pdp11_core_rbus
      - other renames
      - other renames
          w11a/tb/tb_pdp11_core         -> tb_pdp11core
          w11a/tb/tb_pdp11_core         -> tb_pdp11core
    - signal renames:
    - signal renames:
      - rlink interface (defined in rlink/rlinklib.vhd):
      - rlink interface (defined in rlink/rlinklib.vhd):
        - rename rlink port signals:
        - rename rlink port signals:
          CP_*  -> RL_*
          CP_*  -> RL_*
        - rename status bit names to better reflect their usage in v3:
        - rename status bit names to better reflect their usage in v3:
          ccrc  -> cerr   - indicates cmd crc error or other cmd level abort
          ccrc  -> cerr   - indicates cmd crc error or other cmd level abort
          dcrc  -> derr   - indicates data crc error or other data level abort
          dcrc  -> derr   - indicates data crc error or other data level abort
          ioto  -> rbnak  - indicates rbus abort, either no ack or timeout
          ioto  -> rbnak  - indicates rbus abort, either no ack or timeout
          ioerr -> rberr  - indicates that rbus err flag was set
          ioerr -> rberr  - indicates that rbus err flag was set
    - migrate to rbus protocol verion 3
    - migrate to rbus protocol verion 3
      - in rb_mreq use now aval,re,we instead of req,we
      - in rb_mreq use now aval,re,we instead of req,we
      - basic rbus transaction now takes 2 cycles, one for address select, one
      - basic rbus transaction now takes 2 cycles, one for address select, one
        for data exchange. Same concept and reasoning behind as in ibus V2.
        for data exchange. Same concept and reasoning behind as in ibus V2.
    - vlib/rlink/rlink_core
    - vlib/rlink/rlink_core
      - cerr and derr state flags now set on command or data crc errors as well
      - cerr and derr state flags now set on command or data crc errors as well
        as on eop/nak aborts when command or wblk data is received.
        as on eop/nak aborts when command or wblk data is received.
      - has now 'monitor port', RL_MONI.
      - has now 'monitor port', RL_MONI.
      - RL_FLUSH port removed, the flush logic is now in rlink_serport
      - RL_FLUSH port removed, the flush logic is now in rlink_serport
    - restructured rlink modules
    - restructured rlink modules
      - rlink_core is the rlink protocol engine with a 9 bit wide interface
      - rlink_core is the rlink protocol engine with a 9 bit wide interface
      - rlink_rlb2rl (new) is an adapter to a byte wide interface
      - rlink_rlb2rl (new) is an adapter to a byte wide interface
      - rlink_base (new) combines rlink_core and rlink_rlb2rl
      - rlink_base (new) combines rlink_core and rlink_rlb2rl
      - rlink_serport (re-written) is an adapter to a serial interface
      - rlink_serport (re-written) is an adapter to a serial interface
      - rlink_base_serport (renamed) combines rlink_base and rlink_serport
      - rlink_base_serport (renamed) combines rlink_base and rlink_serport
  - New features
  - New features
    - vlib/rbus
    - vlib/rbus
      - added several rbus devices useful for debugging
      - added several rbus devices useful for debugging
        - rbd_tester: test target, used for example in test benches
        - rbd_tester: test target, used for example in test benches
- trunk (2010-11-28: svn rev 8(oc) 341(wfjm); untagged w11a_V0.51) +++++++++++
- trunk (2010-11-28: svn rev 8(oc) 341(wfjm); untagged w11a_V0.51) +++++++++++
  - Summary
  - Summary
    - Introduce ibus protocol V2
    - Introduce ibus protocol V2
    - Nexys2 systems use DCM
    - Nexys2 systems use DCM
    - sys_w11a_n2 now runs with 58 MHz
    - sys_w11a_n2 now runs with 58 MHz
  - Changes
  - Changes
    - module renames:
    - module renames:
      - in future 'box' is used for large autonomous blocks, therefore use
      - in future 'box' is used for large autonomous blocks, therefore use
        the term unit for purely sequential logic modules:
        the term unit for purely sequential logic modules:
          pdp11_abox -> pdp11_ounit
          pdp11_abox -> pdp11_ounit
          pdp11_dbox -> pdp11_aunit
          pdp11_dbox -> pdp11_aunit
          pdp11_lbox -> pdp11_lunit
          pdp11_lbox -> pdp11_lunit
          pdp11_mbox -> pdp11_munit
          pdp11_mbox -> pdp11_munit
    - signal renames:
    - signal renames:
      - renamed RRI_LAM -> RB_LAM in all ibus devices
      - renamed RRI_LAM -> RB_LAM in all ibus devices
      - renamed CLK     -> I_CLK50 in all top level nexys2 and s3board designs
      - renamed CLK     -> I_CLK50 in all top level nexys2 and s3board designs
    - migrate to ibus protocol verion 2
    - migrate to ibus protocol verion 2
      - in ib_mreq use now aval,re,we,rmw instead of req,we,dip
      - in ib_mreq use now aval,re,we,rmw instead of req,we,dip
      - basic ibus transaction now takes 2 cycles, one for address select, one
      - basic ibus transaction now takes 2 cycles, one for address select, one
        for data exchange. This avoids too long logic paths in the ibus logic.
        for data exchange. This avoids too long logic paths in the ibus logic.
  - New features
  - New features
    - ibus
    - ibus
      - added ib_sres_or_mon to check for miss-behaving ibus devices
      - added ib_sres_or_mon to check for miss-behaving ibus devices
      - added ib_sel to encapsulate address select logic
      - added ib_sel to encapsulate address select logic
    - nexys2 systems
    - nexys2 systems
      - now DCM derived system clock supported
      - now DCM derived system clock supported
      - sys_gen/w11a/nexys2
      - sys_gen/w11a/nexys2
        - sys_w11a_n2 now runs with 58 MHz clksys
        - sys_w11a_n2 now runs with 58 MHz clksys
  - Bug fixes
  - Bug fixes
    - rtl/vlib/Makefile.xflow: use default .opt files under rtl/vlib again.
    - rtl/vlib/Makefile.xflow: use default .opt files under rtl/vlib again.
- w11a_V0.5 (2010-07-23) +++++++++++++++++++++++++++++++++++++++++++++++++++++
- w11a_V0.5 (2010-07-23) +++++++++++++++++++++++++++++++++++++++++++++++++++++
  Initial release with
  Initial release with
  - w11a CPU core
  - w11a CPU core
  - basic set of peripherals: kw11l, dl11, lp11, pc11, rk11/rk05
  - basic set of peripherals: kw11l, dl11, lp11, pc11, rk11/rk05
  - just for fun: iist (not fully implemented and tested yet)
  - just for fun: iist (not fully implemented and tested yet)
  - two complete system configurations with
  - two complete system configurations with
    - for a Digilent S3BOARD    rtl/sys_gen/w11a/s3board/sys_w11a_s3
    - for a Digilent S3BOARD    rtl/sys_gen/w11a/s3board/sys_w11a_s3
    - for a Digilent Nexys2     rtl/sys_gen/w11a/nexys2/sys_w11a_n2
    - for a Digilent Nexys2     rtl/sys_gen/w11a/nexys2/sys_w11a_n2
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.