|
|
The WISHBONE DMA/Bridge Project Page is:
|
The WISHBONE DMA/Bridge Project Page is:
|
http://www.opencores.org/cores/wb_dma/
|
http://www.opencores.org/cores/wb_dma/
|
|
|
To find out more about me (Rudolf Usselmann), please visit:
|
To find out more about me (Rudolf Usselmann), please visit:
|
http://www.asics.ws
|
http://www.asics.ws
|
|
|
Directory Structure
|
Directory Structure
|
-------------------
|
-------------------
|
[core_root]
|
[core_root]
|
|
|
|
|
+-doc Documentation
|
+-doc Documentation
|
|
|
|
|
+-bench--+ Test Bench
|
+-bench--+ Test Bench
|
| +- verilog Verilog Sources
|
| +- verilog Verilog Sources
|
| +-vhdl VHDL Sources
|
| +-vhdl VHDL Sources
|
|
|
|
|
+-rtl----+ Core RTL Sources
|
+-rtl----+ Core RTL Sources
|
| +-verilog Verilog Sources
|
| +-verilog Verilog Sources
|
| +-vhdl VHDL Sources
|
| +-vhdl VHDL Sources
|
|
|
|
|
+-sim----+
|
+-sim----+
|
| +-rtl_sim---+ Functional verification Directory
|
| +-rtl_sim---+ Functional verification Directory
|
| | +-bin Makefiles/Run Scripts
|
| | +-bin Makefiles/Run Scripts
|
| | +-run Working Directory
|
| | +-run Working Directory
|
| |
|
| |
|
| +-gate_sim--+ Functional & Timing Gate Level
|
| +-gate_sim--+ Functional & Timing Gate Level
|
| | Verification Directory
|
| | Verification Directory
|
| +-bin Makefiles/Run Scripts
|
| +-bin Makefiles/Run Scripts
|
| +-run Working Directory
|
| +-run Working Directory
|
|
|
|
|
+-lint--+ Lint Directory Tree
|
+-lint--+ Lint Directory Tree
|
| +-bin Makefiles/Run Scripts
|
| +-bin Makefiles/Run Scripts
|
| +-run Working Directory
|
| +-run Working Directory
|
| +-log Linter log & result files
|
| +-log Linter log & result files
|
|
|
|
|
+-syn---+ Synthesis Directory Tree
|
+-syn---+ Synthesis Directory Tree
|
| +-bin Synthesis Scripts
|
| +-bin Synthesis Scripts
|
| +-run Working Directory
|
| +-run Working Directory
|
| +-log Synthesis log files
|
| +-log Synthesis log files
|
| +-out Synthesis Output
|
| +-out Synthesis Output
|
|
|
|
|
|
|