Subversion Repositories wb_dma

#################################################################################

#################################################################################

#

#

# Design Specification

# Design Specification

#

#

# Author: Rudolf Usselmann

# Author: Rudolf Usselmann

#         rudi@asics.ws

#         rudi@asics.ws

#

#

# Revision:

# Revision:

# 3/7/01 RU Initial Sript

# 3/7/01 RU Initial Sript

#

#

#

#

#################################################################################

#################################################################################

# ==============================================

# ==============================================

# Setup Design Parameters

# Setup Design Parameters

set design_files {wb_dma_inc30r wb_dma_ch_arb wb_dma_pri_enc_sub wb_dma_ch_pri_enc wb_dma_ch_sel wb_dma_ch_rf wb_dma_rf wb_dma_wb_mast wb_dma_wb_slv  wb_dma_wb_if wb_dma_de wb_dma_top }

set design_files {wb_dma_inc30r wb_dma_ch_arb wb_dma_pri_enc_sub wb_dma_ch_pri_enc wb_dma_ch_sel wb_dma_ch_rf wb_dma_rf wb_dma_wb_mast wb_dma_wb_slv  wb_dma_wb_if wb_dma_de wb_dma_top }

set design_name wb_dma_top

set design_name wb_dma_top

set active_design wb_dma_top

set active_design wb_dma_top

# Next Statement defines all clocks and resets in the design

# Next Statement defines all clocks and resets in the design

set special_net {rst clk}

set special_net {rst clk}

set hdl_src_dir ../../rtl/verilog/

set hdl_src_dir ../../rtl/verilog/