OpenCores
URL https://opencores.org/ocsvn/wbddr3/wbddr3/trunk

Subversion Repositories wbddr3

[/] [wbddr3/] [trunk/] [bench/] [cpp/] [ddrsdramsim.h] - Diff between revs 12 and 13

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 12 Rev 13
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
//
//
// Filename:    ddrsdramsim.h
// Filename:    ddrsdramsim.h
//
//
// Project:     A wishbone controlled DDR3 SDRAM memory controller.
// Project:     A wishbone controlled DDR3 SDRAM memory controller.
//
//
// Purpose:     
// Purpose:     
//
//
// Creator:     Dan Gisselquist, Ph.D.
// Creator:     Dan Gisselquist, Ph.D.
//              Gisselquist Technology, LLC
//              Gisselquist Technology, LLC
//
//
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
//
//
// Copyright (C) 2015-2016, Gisselquist Technology, LLC
// Copyright (C) 2015-2016, Gisselquist Technology, LLC
//
//
// This program is free software (firmware): you can redistribute it and/or
// This program is free software (firmware): you can redistribute it and/or
// modify it under the terms of  the GNU General Public License as published
// modify it under the terms of  the GNU General Public License as published
// by the Free Software Foundation, either version 3 of the License, or (at
// by the Free Software Foundation, either version 3 of the License, or (at
// your option) any later version.
// your option) any later version.
//
//
// This program is distributed in the hope that it will be useful, but WITHOUT
// This program is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// for more details.
// for more details.
//
//
// You should have received a copy of the GNU General Public License along
// You should have received a copy of the GNU General Public License along
// with this program.  (It's in the $(ROOT)/doc directory, run make with no
// with this program.  (It's in the $(ROOT)/doc directory, run make with no
// target there if the PDF file isn't present.)  If not, see
// target there if the PDF file isn't present.)  If not, see
// <http://www.gnu.org/licenses/> for a copy.
// <http://www.gnu.org/licenses/> for a copy.
//
//
// License:     GPL, v3, as defined and found on www.gnu.org,
// License:     GPL, v3, as defined and found on www.gnu.org,
//              http://www.gnu.org/licenses/gpl.html
//              http://www.gnu.org/licenses/gpl.html
//
//
//
//
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
//
//
//
//
#ifndef DDRSDRAMSIM_H
#ifndef DDRSDRAMSIM_H
#define DDRSDRAMSIM_H
#define DDRSDRAMSIM_H
 
 
#define DDR_MRSET       0
#define DDR_MRSET       0
#define DDR_REFRESH     1
#define DDR_REFRESH     1
#define DDR_PRECHARGE   2
#define DDR_PRECHARGE   2
#define DDR_ACTIVATE    3
#define DDR_ACTIVATE    3
#define DDR_WRITE       4
#define DDR_WRITE       4
#define DDR_READ        5
#define DDR_READ        5
#define DDR_ZQS         6
#define DDR_ZQS         6
#define DDR_NOOP        7
#define DDR_NOOP        7
 
 
#define NBANKS          8
#define NBANKS          8
#define NTIMESLOTS      16
#define NTIMESLOTS      32
 
 
class   BANKINFO {
class   BANKINFO {
public:
public:
        int             m_state;
        int             m_state;
        unsigned        m_row, m_wcounter;
        unsigned        m_row, m_wcounter;
        void    tick(int cmd, unsigned addr=0);
        void    tick(int cmd, unsigned addr=0);
};
};
 
 
class   BUSTIMESLOT     {
class   BUSTIMESLOT     {
public:
public:
        int     m_used, m_read, m_data;
        int     m_used, m_read, m_data, m_rtt;
        unsigned        m_addr;
        unsigned        m_addr;
};
};
 
 
class   DDRSDRAMSIM     {
class   DDRSDRAMSIM     {
        int             m_reset_state, m_reset_counts, m_memlen, m_busloc,
        int             m_reset_state, m_reset_counts, m_memlen, m_busloc,
                        m_clocks_since_refresh, m_nrefresh_issued;
                        m_clocks_since_refresh, m_nrefresh_issued,
 
                        m_last_dqs, m_last_rtt;
        unsigned        *m_mem;
        unsigned        *m_mem;
        BANKINFO        m_bank[8];
        BANKINFO        m_bank[8];
        BUSTIMESLOT     *m_bus;
        BUSTIMESLOT     *m_bus;
        int     cmd(int,int,int,int);
        int     cmd(int,int,int,int);
public:
public:
        DDRSDRAMSIM(int lglen);
        DDRSDRAMSIM(int lglen);
        unsigned operator()(int, int,
        unsigned operator()(int, int,
                        int, int, int, int,
                        int, int, int, int,
                        int, int, int, int,
                        int, int, int, int,
                        int, int, int);
                        int, int, int);
        unsigned &operator[](unsigned addr) { return m_mem[addr]; };
        unsigned &operator[](unsigned addr) { return m_mem[addr]; };
};
};
 
 
#endif
#endif
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.