////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
//
|
//
|
// Filename: pddrsim.h
|
// Filename: pddrsim.h
|
//
|
//
|
// Project: A wishbone controlled DDR3 SDRAM memory controller.
|
// Project: A wishbone controlled DDR3 SDRAM memory controller.
|
//
|
//
|
// Purpose: To expand a DDR3 SDRAM controllers influence across multiple
|
// Purpose: To expand a DDR3 SDRAM controllers influence across multiple
|
// clocks. Hence, if the DDR3 SDRAM controller runs at half
|
// clocks. Hence, if the DDR3 SDRAM controller runs at half
|
// the clock rate of the DDR3-SDRAM, this will expand it to the full
|
// the clock rate of the DDR3-SDRAM, this will expand it to the full
|
// clock rate.
|
// clock rate.
|
//
|
//
|
// Creator: Dan Gisselquist, Ph.D.
|
// Creator: Dan Gisselquist, Ph.D.
|
// Gisselquist Technology, LLC
|
// Gisselquist Technology, LLC
|
//
|
//
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
//
|
//
|
// Copyright (C) 2016, Gisselquist Technology, LLC
|
// Copyright (C) 2016, Gisselquist Technology, LLC
|
//
|
//
|
// This program is free software (firmware): you can redistribute it and/or
|
// This program is free software (firmware): you can redistribute it and/or
|
// modify it under the terms of the GNU General Public License as published
|
// modify it under the terms of the GNU General Public License as published
|
// by the Free Software Foundation, either version 3 of the License, or (at
|
// by the Free Software Foundation, either version 3 of the License, or (at
|
// your option) any later version.
|
// your option) any later version.
|
//
|
//
|
// This program is distributed in the hope that it will be useful, but WITHOUT
|
// This program is distributed in the hope that it will be useful, but WITHOUT
|
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
|
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
// for more details.
|
// for more details.
|
//
|
//
|
// You should have received a copy of the GNU General Public License along
|
// You should have received a copy of the GNU General Public License along
|
// with this program. (It's in the $(ROOT)/doc directory, run make with no
|
// with this program. (It's in the $(ROOT)/doc directory, run make with no
|
// target there if the PDF file isn't present.) If not, see
|
// target there if the PDF file isn't present.) If not, see
|
// <http://www.gnu.org/licenses/> for a copy.
|
// <http://www.gnu.org/licenses/> for a copy.
|
//
|
//
|
// License: GPL, v3, as defined and found on www.gnu.org,
|
// License: GPL, v3, as defined and found on www.gnu.org,
|
// http://www.gnu.org/licenses/gpl.html
|
// http://www.gnu.org/licenses/gpl.html
|
//
|
//
|
//
|
//
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
//
|
//
|
//
|
//
|
#ifndef PDDRSIM_H
|
#ifndef PDDRSIM_H
|
#define PDDRSIM_H
|
#define PDDRSIM_H
|
|
|
#include "ddrsdramsim.h"
|
#include "ddrsdramsim.h"
|
|
|
class PDDRSIM : protected DDRSDRAMSIM {
|
class PDDRSIM : protected DDRSDRAMSIM {
|
public:
|
public:
|
PDDRSIM(int lglen) : DDRSDRAMSIM(lglen) {};
|
PDDRSIM(int lglen) : DDRSDRAMSIM(lglen) {};
|
unsigned long operator()(int, int, int,
|
void operator()(int, int, int, unsigned, unsigned, unsigned, unsigned,
|
unsigned, unsigned, unsigned long);
|
const unsigned *, unsigned *);
|
unsigned long operator[](unsigned addr) {
|
unsigned operator[](unsigned addr) { return mem(addr); };
|
unsigned hdata, ldata;
|
void set(unsigned addr, unsigned data) { mem(addr) = data; };
|
unsigned long odata;
|
|
hdata = mem(addr<<1);
|
|
ldata = mem((addr<<1)+1);
|
|
|
|
odata = (((unsigned long)hdata)<<32)|((unsigned long)ldata);
|
|
return odata; };
|
|
void set(unsigned addr, unsigned long data) {
|
|
unsigned hdata, ldata;
|
|
hdata = (unsigned long)(data>>32);
|
|
ldata = (unsigned long)(data);
|
|
|
|
mem((addr<<1) ) = hdata;
|
|
mem((addr<<1)+1) = ldata;
|
|
};
|
|
unsigned bank_state(int bankid) {
|
unsigned bank_state(int bankid) {
|
return (m_bank[bankid].m_state & 0x0ffff); };
|
return (m_bank[bankid].m_state & 0x0ffff); };
|
};
|
};
|
|
|
#endif
|
#endif
|
|
|
