////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
//
|
//
|
// Computer Operating Properly - Control registers
|
// XGATE Coprocessor - Control registers
|
//
|
//
|
// Author: Bob Hayes
|
// Author: Bob Hayes
|
// rehayes@opencores.org
|
// rehayes@opencores.org
|
//
|
//
|
// Downloaded from: http://www.opencores.org/projects/xgate.....
|
// Downloaded from: http://www.opencores.org/projects/xgate.....
|
//
|
//
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
// Copyright (c) 2009, Robert Hayes
|
// Copyright (c) 2009, Robert Hayes
|
//
|
//
|
// This source file is free software: you can redistribute it and/or modify
|
// This source file is free software: you can redistribute it and/or modify
|
// it under the terms of the GNU Lesser General Public License as published
|
// it under the terms of the GNU Lesser General Public License as published
|
// by the Free Software Foundation, either version 3 of the License, or
|
// by the Free Software Foundation, either version 3 of the License, or
|
// (at your option) any later version.
|
// (at your option) any later version.
|
//
|
//
|
// Supplemental terms.
|
// Supplemental terms.
|
// * Redistributions of source code must retain the above copyright
|
// * Redistributions of source code must retain the above copyright
|
// notice, this list of conditions and the following disclaimer.
|
// notice, this list of conditions and the following disclaimer.
|
// * Neither the name of the <organization> nor the
|
// * Neither the name of the <organization> nor the
|
// names of its contributors may be used to endorse or promote products
|
// names of its contributors may be used to endorse or promote products
|
// derived from this software without specific prior written permission.
|
// derived from this software without specific prior written permission.
|
//
|
//
|
// THIS SOFTWARE IS PROVIDED BY Robert Hayes ''AS IS'' AND ANY
|
// THIS SOFTWARE IS PROVIDED BY Robert Hayes ''AS IS'' AND ANY
|
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
// DISCLAIMED. IN NO EVENT SHALL Robert Hayes BE LIABLE FOR ANY
|
// DISCLAIMED. IN NO EVENT SHALL Robert Hayes BE LIABLE FOR ANY
|
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
|
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
|
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
//
|
//
|
// You should have received a copy of the GNU General Public License
|
// You should have received a copy of the GNU General Public License
|
// along with this program. If not, see <http://www.gnu.org/licenses/>.
|
// along with this program. If not, see <http://www.gnu.org/licenses/>.
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
|
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
|
|
|
module xgate_regs #(parameter ARST_LVL = 1'b0, // asynchronous reset level
|
module xgate_regs #(parameter ARST_LVL = 1'b0, // asynchronous reset level
|
parameter MAX_CHANNEL = 127) // Max XGATE Interrupt Channel Number
|
parameter MAX_CHANNEL = 127) // Max XGATE Interrupt Channel Number
|
(
|
(
|
output reg xge, // XGATE Module Enable
|
output reg xge, // XGATE Module Enable
|
output reg xgfrz, // Stop XGATE in Freeze Mode
|
output reg xgfrz, // Stop XGATE in Freeze Mode
|
output reg xgdbg_set, // Enter XGATE Debug Mode
|
output reg xgdbg_set, // Enter XGATE Debug Mode
|
output reg xgdbg_clear, // Leave XGATE Debug Mode
|
output reg xgdbg_clear, // Leave XGATE Debug Mode
|
output reg xgss, // XGATE Single Step
|
output reg xgss, // XGATE Single Step
|
output reg xgfact, // XGATE Flag Activity
|
output reg xgfact, // XGATE Flag Activity
|
output reg xgsweif_c, // Clear XGATE Software Error Interrupt FLag
|
output reg xgsweif_c, // Clear XGATE Software Error Interrupt FLag
|
output reg xgie, // XGATE Interrupt Enable
|
output reg xgie, // XGATE Interrupt Enable
|
output reg [15:1] xgvbr, // XGATE vector Base Address Register
|
output reg [15:1] xgvbr, // XGATE vector Base Address Register
|
output reg [ 7:0] xgswt, // XGATE Software Trigger Register for host
|
output reg [ 7:0] xgswt, // XGATE Software Trigger Register for host
|
output reg clear_xgif_7, // Strobe for decode to clear interrupt flag bank 7
|
output reg clear_xgif_7, // Strobe for decode to clear interrupt flag bank 7
|
output reg clear_xgif_6, // Strobe for decode to clear interrupt flag bank 6
|
output reg clear_xgif_6, // Strobe for decode to clear interrupt flag bank 6
|
output reg clear_xgif_5, // Strobe for decode to clear interrupt flag bank 5
|
output reg clear_xgif_5, // Strobe for decode to clear interrupt flag bank 5
|
output reg clear_xgif_4, // Strobe for decode to clear interrupt flag bank 4
|
output reg clear_xgif_4, // Strobe for decode to clear interrupt flag bank 4
|
output reg clear_xgif_3, // Strobe for decode to clear interrupt flag bank 3
|
output reg clear_xgif_3, // Strobe for decode to clear interrupt flag bank 3
|
output reg clear_xgif_2, // Strobe for decode to clear interrupt flag bank 2
|
output reg clear_xgif_2, // Strobe for decode to clear interrupt flag bank 2
|
output reg clear_xgif_1, // Strobe for decode to clear interrupt flag bank 1
|
output reg clear_xgif_1, // Strobe for decode to clear interrupt flag bank 1
|
output reg clear_xgif_0, // Strobe for decode to clear interrupt flag bank 0
|
output reg clear_xgif_0, // Strobe for decode to clear interrupt flag bank 0
|
output reg [15:0] clear_xgif_data, // Data for decode to clear interrupt flag
|
output reg [15:0] clear_xgif_data, // Data for decode to clear interrupt flag
|
output semaph_stat, // Return Status of Semaphore bit
|
|
output reg brk_irq_ena, // Enable BRK instruction to generate interrupt
|
output reg brk_irq_ena, // Enable BRK instruction to generate interrupt
|
output [MAX_CHANNEL:1] chan_bypass, // XGATE Interrupt enable or bypass
|
output [MAX_CHANNEL:1] chan_bypass, // XGATE Interrupt enable or bypass
|
output reg [127:1] irq_bypass, // Register to hold irq bypass control state
|
output reg [MAX_CHANNEL:1] irq_bypass, // Register to hold irq bypass control state
|
|
|
input bus_clk, // Control register bus clock
|
input bus_clk, // Control register bus clock
|
input async_rst_b, // Async reset signal
|
input async_rst_b, // Async reset signal
|
input sync_reset, // Syncronous reset signal
|
input sync_reset, // Syncronous reset signal
|
input [15:0] write_bus, // Write Data Bus
|
input [15:0] write_bus, // Write Data Bus
|
input write_xgmctl, // Write Strobe for XGMCTL register
|
input write_xgmctl, // Write Strobe for XGMCTL register
|
input [ 1:0] write_xgvbr, // Write Strobe for XGVBR register
|
input [ 1:0] write_xgvbr, // Write Strobe for XGVBR register
|
input [ 1:0] write_xgif_7, // Write Strobe for Interrupt Flag Register 7
|
input [ 1:0] write_xgif_7, // Write Strobe for Interrupt Flag Register 7
|
input [ 1:0] write_xgif_6, // Write Strobe for Interrupt Flag Register 6
|
input [ 1:0] write_xgif_6, // Write Strobe for Interrupt Flag Register 6
|
input [ 1:0] write_xgif_5, // Write Strobe for Interrupt Flag Register 5
|
input [ 1:0] write_xgif_5, // Write Strobe for Interrupt Flag Register 5
|
input [ 1:0] write_xgif_4, // Write Strobe for Interrupt Flag Register 4
|
input [ 1:0] write_xgif_4, // Write Strobe for Interrupt Flag Register 4
|
input [ 1:0] write_xgif_3, // Write Strobe for Interrupt Flag Register 3
|
input [ 1:0] write_xgif_3, // Write Strobe for Interrupt Flag Register 3
|
input [ 1:0] write_xgif_2, // Write Strobe for Interrupt Flag Register 2
|
input [ 1:0] write_xgif_2, // Write Strobe for Interrupt Flag Register 2
|
input [ 1:0] write_xgif_1, // Write Strobe for Interrupt Flag Register 1
|
input [ 1:0] write_xgif_1, // Write Strobe for Interrupt Flag Register 1
|
input [ 1:0] write_xgif_0, // Write Strobe for Interrupt Flag Register 0
|
input [ 1:0] write_xgif_0, // Write Strobe for Interrupt Flag Register 0
|
input [ 1:0] write_irw_en_7, // Write Strobe for Interrupt Bypass Control Register 7
|
input [ 1:0] write_irw_en_7, // Write Strobe for Interrupt Bypass Control Register 7
|
input [ 1:0] write_irw_en_6, // Write Strobe for Interrupt Bypass Control Register 6
|
input [ 1:0] write_irw_en_6, // Write Strobe for Interrupt Bypass Control Register 6
|
input [ 1:0] write_irw_en_5, // Write Strobe for Interrupt Bypass Control Register 5
|
input [ 1:0] write_irw_en_5, // Write Strobe for Interrupt Bypass Control Register 5
|
input [ 1:0] write_irw_en_4, // Write Strobe for Interrupt Bypass Control Register 4
|
input [ 1:0] write_irw_en_4, // Write Strobe for Interrupt Bypass Control Register 4
|
input [ 1:0] write_irw_en_3, // Write Strobe for Interrupt Bypass Control Register 3
|
input [ 1:0] write_irw_en_3, // Write Strobe for Interrupt Bypass Control Register 3
|
input [ 1:0] write_irw_en_2, // Write Strobe for Interrupt Bypass Control Register 2
|
input [ 1:0] write_irw_en_2, // Write Strobe for Interrupt Bypass Control Register 2
|
input [ 1:0] write_irw_en_1, // Write Strobe for Interrupt Bypass Control Register 1
|
input [ 1:0] write_irw_en_1, // Write Strobe for Interrupt Bypass Control Register 1
|
input [ 1:0] write_irw_en_0, // Write Strobe for Interrupt Bypass Control Register 0
|
input [ 1:0] write_irw_en_0, // Write Strobe for Interrupt Bypass Control Register 0
|
input write_xgswt, // Write Strobe for XGSWT register
|
input write_xgswt, // Write Strobe for XGSWT register
|
input debug_ack // Clear debug register
|
input debug_ack // Clear debug register
|
);
|
);
|
|
|
|
|
integer j; // Loop counter for channel bypass counter assigments
|
integer j; // Loop counter for channel bypass counter assigments
|
integer k; // Loop counter for channel bypass counter assigments
|
integer k; // Loop counter for channel bypass counter assigments
|
|
|
// registers
|
// registers
|
reg [127:1] irq_bypass_d; // Pseudo regester for routing address and data to irq bypass register
|
reg [MAX_CHANNEL:1] irq_bypass_d; // Pseudo regester for routing address and data to irq bypass register
|
|
|
// Wires
|
// Wires
|
wire [ 1:0] write_any_xgif;
|
wire [ 1:0] write_any_xgif;
|
|
|
//
|
//
|
// module body
|
// module body
|
//
|
//
|
|
|
|
|
// generate wishbone write registers
|
// generate wishbone write registers
|
// XGMCTL Register
|
// XGMCTL Register
|
always @(posedge bus_clk or negedge async_rst_b)
|
always @(posedge bus_clk or negedge async_rst_b)
|
if (!async_rst_b)
|
if (!async_rst_b)
|
begin
|
begin
|
xge <= 1'b0;
|
xge <= 1'b0;
|
xgfrz <= 1'b0;
|
xgfrz <= 1'b0;
|
xgdbg_set <= 1'b0;
|
xgdbg_set <= 1'b0;
|
xgdbg_clear <= 1'b0;
|
xgdbg_clear <= 1'b0;
|
xgss <= 1'b0;
|
xgss <= 1'b0;
|
xgfact <= 1'b0;
|
xgfact <= 1'b0;
|
brk_irq_ena <= 1'b0;
|
brk_irq_ena <= 1'b0;
|
xgsweif_c <= 1'b0;
|
xgsweif_c <= 1'b0;
|
xgie <= 1'b0;
|
xgie <= 1'b0;
|
end
|
end
|
else if (sync_reset)
|
else if (sync_reset)
|
begin
|
begin
|
xge <= 1'b0;
|
xge <= 1'b0;
|
xgfrz <= 1'b0;
|
xgfrz <= 1'b0;
|
xgdbg_set <= 1'b0;
|
xgdbg_set <= 1'b0;
|
xgdbg_clear <= 1'b0;
|
xgdbg_clear <= 1'b0;
|
xgss <= 1'b0;
|
xgss <= 1'b0;
|
xgfact <= 1'b0;
|
xgfact <= 1'b0;
|
brk_irq_ena <= 1'b0;
|
brk_irq_ena <= 1'b0;
|
xgsweif_c <= 1'b0;
|
xgsweif_c <= 1'b0;
|
xgie <= 1'b0;
|
xgie <= 1'b0;
|
end
|
end
|
else if (write_xgmctl)
|
else if (write_xgmctl)
|
begin
|
begin
|
xge <= write_bus[15] ? write_bus[7] : xge;
|
xge <= write_bus[15] ? write_bus[7] : xge;
|
xgfrz <= write_bus[14] ? write_bus[6] : xgfrz;
|
xgfrz <= write_bus[14] ? write_bus[6] : xgfrz;
|
xgdbg_set <= write_bus[13] && write_bus[5];
|
xgdbg_set <= write_bus[13] && write_bus[5];
|
xgdbg_clear <= write_bus[13] && !write_bus[5];
|
xgdbg_clear <= write_bus[13] && !write_bus[5];
|
xgss <= write_bus[12] && write_bus[4];
|
xgss <= write_bus[12] && write_bus[4];
|
xgfact <= write_bus[11] ? write_bus[3] : xgfact;
|
xgfact <= write_bus[11] ? write_bus[3] : xgfact;
|
brk_irq_ena <= write_bus[10] ? write_bus[2] : brk_irq_ena;
|
brk_irq_ena <= write_bus[10] ? write_bus[2] : brk_irq_ena;
|
xgsweif_c <= write_bus[ 9] && write_bus[1];
|
xgsweif_c <= write_bus[ 9] && write_bus[1];
|
xgie <= write_bus[ 8] ? write_bus[0] : xgie;
|
xgie <= write_bus[ 8] ? write_bus[0] : xgie;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
xgss <= 1'b0;
|
xgss <= 1'b0;
|
xgsweif_c <= 1'b0;
|
xgsweif_c <= 1'b0;
|
xgdbg_set <= xgdbg_set && !debug_ack;
|
xgdbg_set <= xgdbg_set && !debug_ack;
|
xgdbg_clear <= 1'b0;
|
xgdbg_clear <= 1'b0;
|
end
|
end
|
|
|
// XGVBR Register
|
// XGVBR Register
|
always @(posedge bus_clk or negedge async_rst_b)
|
always @(posedge bus_clk or negedge async_rst_b)
|
if (!async_rst_b)
|
if (!async_rst_b)
|
begin
|
begin
|
xgvbr <= 15'b1111_1110_0000_000;
|
xgvbr <= 15'b1111_1110_0000_000;
|
end
|
end
|
else if (sync_reset)
|
else if (sync_reset)
|
begin
|
begin
|
xgvbr <= 15'b1111_1110_0000_000;
|
xgvbr <= 15'b1111_1110_0000_000;
|
end
|
end
|
else if (|write_xgvbr && !xge)
|
else if (|write_xgvbr && !xge)
|
begin
|
begin
|
xgvbr[15:8] <= write_xgvbr[1] ? write_bus[15:8] : xgvbr[15:8];
|
xgvbr[15:8] <= write_xgvbr[1] ? write_bus[15:8] : xgvbr[15:8];
|
xgvbr[ 7:1] <= write_xgvbr[0] ? write_bus[ 7:1] : xgvbr[ 7:1];
|
xgvbr[ 7:1] <= write_xgvbr[0] ? write_bus[ 7:1] : xgvbr[ 7:1];
|
end
|
end
|
|
|
// XGIF 7-0 Registers
|
// XGIF 7-0 Registers
|
assign write_any_xgif = write_xgif_7 | write_xgif_6 | write_xgif_5 | write_xgif_4 |
|
assign write_any_xgif = write_xgif_7 | write_xgif_6 | write_xgif_5 | write_xgif_4 |
|
write_xgif_3 | write_xgif_2 | write_xgif_1 | write_xgif_0;
|
write_xgif_3 | write_xgif_2 | write_xgif_1 | write_xgif_0;
|
|
|
// Registers to clear the interrupt flags. Decode a specific interrupt to
|
// Registers to clear the interrupt flags. Decode a specific interrupt to
|
// clear by ANDing the clear_xgif_x signal with the clear_xgif_data.
|
// clear by ANDing the clear_xgif_x signal with the clear_xgif_data.
|
always @(posedge bus_clk or negedge async_rst_b)
|
always @(posedge bus_clk or negedge async_rst_b)
|
if (!async_rst_b)
|
if (!async_rst_b)
|
begin
|
begin
|
clear_xgif_7 <= 1'b0;
|
clear_xgif_7 <= 1'b0;
|
clear_xgif_6 <= 1'b0;
|
clear_xgif_6 <= 1'b0;
|
clear_xgif_5 <= 1'b0;
|
clear_xgif_5 <= 1'b0;
|
clear_xgif_4 <= 1'b0;
|
clear_xgif_4 <= 1'b0;
|
clear_xgif_3 <= 1'b0;
|
clear_xgif_3 <= 1'b0;
|
clear_xgif_2 <= 1'b0;
|
clear_xgif_2 <= 1'b0;
|
clear_xgif_1 <= 1'b0;
|
clear_xgif_1 <= 1'b0;
|
clear_xgif_0 <= 1'b0;
|
clear_xgif_0 <= 1'b0;
|
clear_xgif_data <= 16'b0;
|
clear_xgif_data <= 16'b0;
|
end
|
end
|
else if (sync_reset)
|
else if (sync_reset)
|
begin
|
begin
|
clear_xgif_7 <= 1'b0;
|
clear_xgif_7 <= 1'b0;
|
clear_xgif_6 <= 1'b0;
|
clear_xgif_6 <= 1'b0;
|
clear_xgif_5 <= 1'b0;
|
clear_xgif_5 <= 1'b0;
|
clear_xgif_4 <= 1'b0;
|
clear_xgif_4 <= 1'b0;
|
clear_xgif_3 <= 1'b0;
|
clear_xgif_3 <= 1'b0;
|
clear_xgif_2 <= 1'b0;
|
clear_xgif_2 <= 1'b0;
|
clear_xgif_1 <= 1'b0;
|
clear_xgif_1 <= 1'b0;
|
clear_xgif_0 <= 1'b0;
|
clear_xgif_0 <= 1'b0;
|
clear_xgif_data <= 16'b0;
|
clear_xgif_data <= 16'b0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
clear_xgif_7 <= |write_xgif_7 && (MAX_CHANNEL > 111);
|
clear_xgif_7 <= |write_xgif_7 && (MAX_CHANNEL > 111);
|
clear_xgif_6 <= |write_xgif_6 && (MAX_CHANNEL > 95);
|
clear_xgif_6 <= |write_xgif_6 && (MAX_CHANNEL > 95);
|
clear_xgif_5 <= |write_xgif_5 && (MAX_CHANNEL > 79);
|
clear_xgif_5 <= |write_xgif_5 && (MAX_CHANNEL > 79);
|
clear_xgif_4 <= |write_xgif_4 && (MAX_CHANNEL > 63);
|
clear_xgif_4 <= |write_xgif_4 && (MAX_CHANNEL > 63);
|
clear_xgif_3 <= |write_xgif_3 && (MAX_CHANNEL > 47);
|
clear_xgif_3 <= |write_xgif_3 && (MAX_CHANNEL > 47);
|
clear_xgif_2 <= |write_xgif_2 && (MAX_CHANNEL > 31);
|
clear_xgif_2 <= |write_xgif_2 && (MAX_CHANNEL > 31);
|
clear_xgif_1 <= |write_xgif_1 && (MAX_CHANNEL > 15);
|
clear_xgif_1 <= |write_xgif_1 && (MAX_CHANNEL > 15);
|
clear_xgif_0 <= |write_xgif_0;
|
clear_xgif_0 <= |write_xgif_0;
|
clear_xgif_data[15:8] <= write_any_xgif[1] ? write_bus[15:8] : 8'b0;
|
clear_xgif_data[15:8] <= write_any_xgif[1] ? write_bus[15:8] : 8'b0;
|
clear_xgif_data[ 7:0] <= write_any_xgif[0] ? write_bus[ 7:0] : 8'b0;
|
clear_xgif_data[ 7:0] <= write_any_xgif[0] ? write_bus[ 7:0] : 8'b0;
|
end
|
end
|
|
|
|
|
// XGSWT - XGATE Software Trigger Register
|
// XGSWT - XGATE Software Trigger Register
|
always @(posedge bus_clk or negedge async_rst_b)
|
always @(posedge bus_clk or negedge async_rst_b)
|
if (!async_rst_b)
|
if (!async_rst_b)
|
xgswt <= 8'h00;
|
xgswt <= 8'h00;
|
else if (sync_reset)
|
else if (sync_reset)
|
xgswt <= 8'h00;
|
xgswt <= 8'h00;
|
else if (write_xgswt)
|
else if (write_xgswt)
|
xgswt <= (write_bus[15:8] & write_bus[7:0]) | (~write_bus[15:8] & xgswt[7:0]);
|
xgswt <= (write_bus[15:8] & write_bus[7:0]) | (~write_bus[15:8] & xgswt[7:0]);
|
|
|
|
|
// Channel Bypass Register input bits
|
// Channel Bypass Register input bits
|
always @*
|
always @*
|
begin
|
begin
|
k = 1; // WISHBONE Bus bit counter [15:0]
|
k = 1; // WISHBONE Bus bit counter [15:0]
|
for (j = 1; j <= 127; j = j + 1)
|
for (j = 1; j <= 127; j = j + 1)
|
begin
|
begin
|
if (j <= MAX_CHANNEL)
|
if (j <= MAX_CHANNEL)
|
begin
|
begin
|
if ((j >= 0) && (j < 8))
|
if ((j >= 0) && (j < 8))
|
irq_bypass_d[j] = write_irw_en_0[0] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_0[0] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 8) && (j < 16))
|
if ((j >= 8) && (j < 16))
|
irq_bypass_d[j] = write_irw_en_0[1] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_0[1] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 16) && (j < 24))
|
if ((j >= 16) && (j < 24))
|
irq_bypass_d[j] = write_irw_en_1[0] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_1[0] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 24) && (j < 32))
|
if ((j >= 24) && (j < 32))
|
irq_bypass_d[j] = write_irw_en_1[1] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_1[1] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 32) && (j < 40))
|
if ((j >= 32) && (j < 40))
|
irq_bypass_d[j] = write_irw_en_2[0] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_2[0] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 40) && (j < 48))
|
if ((j >= 40) && (j < 48))
|
irq_bypass_d[j] = write_irw_en_2[1] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_2[1] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 48) && (j < 56))
|
if ((j >= 48) && (j < 56))
|
irq_bypass_d[j] = write_irw_en_3[0] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_3[0] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 56) && (j < 64))
|
if ((j >= 56) && (j < 64))
|
irq_bypass_d[j] = write_irw_en_3[1] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_3[1] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 64) && (j < 72))
|
if ((j >= 64) && (j < 72))
|
irq_bypass_d[j] = write_irw_en_4[0] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_4[0] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 72) && (j < 80))
|
if ((j >= 72) && (j < 80))
|
irq_bypass_d[j] = write_irw_en_4[1] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_4[1] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 80) && (j < 88))
|
if ((j >= 80) && (j < 88))
|
irq_bypass_d[j] = write_irw_en_5[0] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_5[0] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 88) && (j < 96))
|
if ((j >= 88) && (j < 96))
|
irq_bypass_d[j] = write_irw_en_5[1] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_5[1] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 96) && (j < 104))
|
if ((j >= 96) && (j < 104))
|
irq_bypass_d[j] = write_irw_en_6[0] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_6[0] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 104) && (j < 112))
|
if ((j >= 104) && (j < 112))
|
irq_bypass_d[j] = write_irw_en_6[1] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_6[1] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 112) && (j < 120))
|
if ((j >= 112) && (j < 120))
|
irq_bypass_d[j] = write_irw_en_7[0] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_7[0] ? write_bus[k] : irq_bypass[j];
|
if ((j >= 120) && (j < 128))
|
if ((j >= 120) && (j < 128))
|
irq_bypass_d[j] = write_irw_en_7[1] ? write_bus[k] : irq_bypass[j];
|
irq_bypass_d[j] = write_irw_en_7[1] ? write_bus[k] : irq_bypass[j];
|
end
|
end
|
else
|
else
|
irq_bypass_d[j] = 1'b0;
|
irq_bypass_d[j] = 1'b0;
|
k = k + 1;
|
k = k + 1;
|
if (k > 15)
|
if (k > 15)
|
k = 0;
|
k = 0;
|
end
|
end
|
end
|
end
|
|
|
// Channel Bypass Registers
|
// Channel Bypass Registers
|
// Synthesys should eliminate bits that with D input tied to zero
|
// Synthesys should eliminate bits that with D input tied to zero
|
always @(posedge bus_clk or negedge async_rst_b)
|
always @(posedge bus_clk or negedge async_rst_b)
|
if ( !async_rst_b )
|
if ( !async_rst_b )
|
irq_bypass <= {127{1'b1}};
|
irq_bypass <= {MAX_CHANNEL{1'b1}};
|
else if (sync_reset)
|
else if (sync_reset)
|
irq_bypass <= {127{1'b1}};
|
irq_bypass <= {MAX_CHANNEL{1'b1}};
|
else
|
else
|
irq_bypass <= irq_bypass_d;
|
irq_bypass <= irq_bypass_d;
|
|
|
// Alias the register name to the output pin name so only the used bit are carried out
|
// Alias the register name to the output pin name so only the used bit are carried out
|
assign chan_bypass = irq_bypass[MAX_CHANNEL:1];
|
assign chan_bypass = irq_bypass[MAX_CHANNEL:1];
|
|
|
endmodule // xgate_regs
|
endmodule // xgate_regs
|
|
|
|
|
|
|