////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
//
|
//
|
// Filename: wbudeword.v
|
// Filename: wbudeword.v
|
//
|
//
|
// Project: XuLA2 board
|
// Project: FPGA library
|
//
|
//
|
// Purpose: Once a word has come from the bus, undergone compression, had
|
// Purpose: Once a word has come from the bus, undergone compression, had
|
// idle cycles and interrupts placed in it, this routine converts
|
// idle cycles and interrupts placed in it, this routine converts
|
// that word form a 36-bit single word into a series of 6-bit words
|
// that word form a 36-bit single word into a series of 6-bit words
|
// that can head to the output routine. Hence, it 'deword's the value:
|
// that can head to the output routine. Hence, it 'deword's the value:
|
// unencoding the 36-bit word encoding.
|
// unencoding the 36-bit word encoding.
|
//
|
//
|
//
|
//
|
// Creator: Dan Gisselquist, Ph.D.
|
// Creator: Dan Gisselquist, Ph.D.
|
// Gisselquist Technology, LLC
|
// Gisselquist Technology, LLC
|
//
|
//
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
//
|
//
|
// Copyright (C) 2015, Gisselquist Technology, LLC
|
// Copyright (C) 2015-2016, Gisselquist Technology, LLC
|
//
|
//
|
// This program is free software (firmware): you can redistribute it and/or
|
// This program is free software (firmware): you can redistribute it and/or
|
// modify it under the terms of the GNU General Public License as published
|
// modify it under the terms of the GNU General Public License as published
|
// by the Free Software Foundation, either version 3 of the License, or (at
|
// by the Free Software Foundation, either version 3 of the License, or (at
|
// your option) any later version.
|
// your option) any later version.
|
//
|
//
|
// This program is distributed in the hope that it will be useful, but WITHOUT
|
// This program is distributed in the hope that it will be useful, but WITHOUT
|
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
|
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
// for more details.
|
// for more details.
|
//
|
//
|
// License: GPL, v3, as defined and found on www.gnu.org,
|
// License: GPL, v3, as defined and found on www.gnu.org,
|
// http://www.gnu.org/licenses/gpl.html
|
// http://www.gnu.org/licenses/gpl.html
|
//
|
//
|
//
|
//
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
//
|
//
|
//
|
//
|
module wbudeword(i_clk, i_stb, i_word, i_tx_busy, o_stb, o_nl_hexbits, o_busy);
|
module wbudeword(i_clk, i_stb, i_word, i_tx_busy, o_stb, o_nl_hexbits, o_busy);
|
input i_clk, i_stb;
|
input i_clk, i_stb;
|
input [35:0] i_word;
|
input [35:0] i_word;
|
input i_tx_busy;
|
input i_tx_busy;
|
output reg o_stb;
|
output reg o_stb;
|
output reg [6:0] o_nl_hexbits;
|
output reg [6:0] o_nl_hexbits;
|
output reg o_busy;
|
output reg o_busy;
|
|
|
|
|
wire [2:0] w_len;
|
wire [2:0] w_len;
|
assign w_len = (i_word[35:33]==3'b000)? 3'b001
|
assign w_len = (i_word[35:33]==3'b000)? 3'b001
|
: (i_word[35:32]==4'h2)? 3'b110
|
: (i_word[35:32]==4'h2)? 3'b110
|
: (i_word[35:32]==4'h3)? (3'b010+{1'b0,i_word[31:30]})
|
: (i_word[35:32]==4'h3)? (3'b010+{1'b0,i_word[31:30]})
|
: (i_word[35:34]==2'b01)? 3'b010
|
: (i_word[35:34]==2'b01)? 3'b010
|
: (i_word[35:34]==2'b10)? 3'b001
|
: (i_word[35:34]==2'b10)? 3'b001
|
: 3'b110;
|
: 3'b110;
|
|
|
reg r_dly;
|
reg r_dly;
|
reg [2:0] r_len;
|
reg [2:0] r_len;
|
reg [29:0] r_word;
|
reg [29:0] r_word;
|
initial o_stb = 1'b0;
|
initial o_stb = 1'b0;
|
initial o_busy = 1'b0;
|
initial o_busy = 1'b0;
|
initial r_dly = 1'b0;
|
initial r_dly = 1'b0;
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
if ((i_stb)&&(~o_busy)) // Only accept when not busy
|
if ((i_stb)&&(~o_busy)) // Only accept when not busy
|
begin
|
begin
|
r_len <= w_len-3'b001;
|
r_len <= w_len-3'b001;
|
r_word <= i_word[29:0];
|
r_word <= i_word[29:0];
|
o_stb <= 1'b1;
|
o_stb <= 1'b1;
|
o_nl_hexbits <= { 1'b0, i_word[35:30] }; // No newline ... yet
|
o_nl_hexbits <= { 1'b0, i_word[35:30] }; // No newline ... yet
|
o_busy <= 1'b1;
|
o_busy <= 1'b1;
|
r_dly <= 1'b1;
|
r_dly <= 1'b1;
|
end else if ((o_stb)&&(i_tx_busy))
|
end else if ((o_stb)&&(i_tx_busy))
|
begin
|
begin
|
o_busy <= 1'b1; // wait and do nothing
|
o_busy <= 1'b1; // wait and do nothing
|
r_dly <= 1'b1;
|
r_dly <= 1'b1;
|
end else if (o_stb) // and (~i_tx_busy) means ours was accepted
|
end else if (o_stb) // and (~i_tx_busy) means ours was accepted
|
o_stb <= 1'b0; // Delay one clock
|
o_stb <= 1'b0; // Delay one clock
|
else if (r_len > 0)
|
else if (r_len > 0)
|
begin
|
begin
|
o_stb <= 1'b1;
|
o_stb <= 1'b1;
|
o_nl_hexbits <= { 1'b0, r_word[29:24] };
|
o_nl_hexbits <= { 1'b0, r_word[29:24] };
|
r_word[29:6] <= r_word[23:0];
|
r_word[29:6] <= r_word[23:0];
|
r_len <= r_len - 3'b001;
|
r_len <= r_len - 3'b001;
|
o_busy <= 1'b1; // wait and do nothing
|
o_busy <= 1'b1; // wait and do nothing
|
r_dly <= 1'b1;
|
r_dly <= 1'b1;
|
end else if (~o_nl_hexbits[6])
|
end else if (~o_nl_hexbits[6])
|
begin
|
begin
|
o_stb <= 1'b1;
|
o_stb <= 1'b1;
|
o_nl_hexbits <= 7'h40;
|
o_nl_hexbits <= 7'h40;
|
o_busy <= 1'b1; // wait and do nothing
|
o_busy <= 1'b1; // wait and do nothing
|
r_dly <= 1'b1;
|
r_dly <= 1'b1;
|
end else begin
|
end else begin
|
r_dly <= 1'b0;
|
r_dly <= 1'b0;
|
o_busy <= (r_dly);
|
o_busy <= (r_dly);
|
end
|
end
|
|
|
endmodule
|
endmodule
|
|
|
|
|
