OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [rtl/] [wbusixchar.v] - Diff between revs 9 and 102

Only display areas with differences | Details | Blame | View Log

Rev 9 Rev 102
///////////////////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////
//
//
 
//
// Filename:    wbusixchar.v
// Filename:    wbusixchar.v
//
//
// Project:     XuLA2 board
// Project:     FPGA library
//
//
// Purpose:     Supports a conversion from a six digit bus to a printable
// Purpose:     Supports a conversion from a six digit bus to a printable
//              ASCII character representing those six bits.  The encoding is
//              ASCII character representing those six bits.  The encoding is
//              as follows:
//              as follows:
//
//
//              0-9     ->      0-9
//              0-9     ->      0-9
//              A-Z     ->      10-35
//              A-Z     ->      10-35
//              a-z     ->      36-61
//              a-z     ->      36-61
//              @       ->      62
//              @       ->      62
//              %       ->      63
//              %       ->      63
//
//
//              Note that decoding is stateless, yet requires one clock.
//              Note that decoding is stateless, yet requires one clock.
//
//
//
//
// Creator:     Dan Gisselquist, Ph.D.
// Creator:     Dan Gisselquist, Ph.D.
//              Gisselquist Technology, LLC
//              Gisselquist Technology, LLC
//
//
///////////////////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////
//
//
// Copyright (C) 2015, Gisselquist Technology, LLC
// Copyright (C) 2015-2016, Gisselquist Technology, LLC
//
//
// This program is free software (firmware): you can redistribute it and/or
// This program is free software (firmware): you can redistribute it and/or
// modify it under the terms of  the GNU General Public License as published
// modify it under the terms of  the GNU General Public License as published
// by the Free Software Foundation, either version 3 of the License, or (at
// by the Free Software Foundation, either version 3 of the License, or (at
// your option) any later version.
// your option) any later version.
//
//
// This program is distributed in the hope that it will be useful, but WITHOUT
// This program is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// for more details.
// for more details.
//
//
// License:     GPL, v3, as defined and found on www.gnu.org,
// License:     GPL, v3, as defined and found on www.gnu.org,
//              http://www.gnu.org/licenses/gpl.html
//              http://www.gnu.org/licenses/gpl.html
//
//
//
//
///////////////////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////
//
//
//
//
//
//
module  wbusixchar(i_clk, i_stb, i_bits, o_stb, o_char, o_busy, i_busy);
module  wbusixchar(i_clk, i_stb, i_bits, o_stb, o_char, o_busy, i_busy);
        input                   i_clk;
        input                   i_clk;
        input                   i_stb;
        input                   i_stb;
        input           [6:0]    i_bits;
        input           [6:0]    i_bits;
        output  reg             o_stb;
        output  reg             o_stb;
        output  reg     [7:0]    o_char;
        output  reg     [7:0]    o_char;
        output  wire            o_busy;
        output  wire            o_busy;
        input                   i_busy;
        input                   i_busy;
 
 
        initial o_char = 8'h00;
        initial o_char = 8'h00;
        always @(posedge i_clk)
        always @(posedge i_clk)
                if ((i_stb)&&(~o_busy))
                if ((i_stb)&&(~o_busy))
                begin
                begin
                        if (i_bits[6])
                        if (i_bits[6])
                                o_char <= 8'h0a;
                                o_char <= 8'h0a;
                        else if (i_bits[5:0] <= 6'h09) // A digit, WORKS
                        else if (i_bits[5:0] <= 6'h09) // A digit, WORKS
                                o_char <= "0" + { 4'h0, i_bits[3:0] };
                                o_char <= "0" + { 4'h0, i_bits[3:0] };
                        else if (i_bits[5:0] <= 6'd35) // Upper case
                        else if (i_bits[5:0] <= 6'd35) // Upper case
                                o_char <= "A" + { 2'h0, i_bits[5:0] } - 8'd10; // -'A'+10
                                o_char <= "A" + { 2'h0, i_bits[5:0] } - 8'd10; // -'A'+10
                        else if (i_bits[5:0] <= 6'd61)
                        else if (i_bits[5:0] <= 6'd61)
                                o_char <= "a" + { 2'h0, i_bits[5:0] } - 8'd36;// -'a'+(10+26)
                                o_char <= "a" + { 2'h0, i_bits[5:0] } - 8'd36;// -'a'+(10+26)
                        else if (i_bits[5:0] == 6'd62) // An '@' sign
                        else if (i_bits[5:0] == 6'd62) // An '@' sign
                                o_char <= 8'h40;
                                o_char <= 8'h40;
                        else // if (i_char == 6'h63) // A '%' sign
                        else // if (i_char == 6'h63) // A '%' sign
                                o_char <= 8'h25;
                                o_char <= 8'h25;
                end
                end
 
 
        always @(posedge i_clk)
        always @(posedge i_clk)
                if ((o_stb)&&(~i_busy))
                if ((o_stb)&&(~i_busy))
                        o_stb <= 1'b0;
                        o_stb <= 1'b0;
                else if ((i_stb)&&(~o_stb))
                else if ((i_stb)&&(~o_stb))
                        o_stb <= 1'b1;
                        o_stb <= 1'b1;
 
 
        assign  o_busy = o_stb;
        assign  o_busy = o_stb;
 
 
endmodule
endmodule
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.