<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
|
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
|
<HTML>
|
<HTML>
|
<HEAD>
|
<HEAD>
|
<META http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
|
<META http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
|
<META name="GENERATOR" content="IBM WebSphere Studio Homepage Builder Version 9.0.2.0 for Windows">
|
<META name="GENERATOR" content="IBM WebSphere Studio Homepage Builder Version 9.0.2.0 for Windows">
|
<META http-equiv="Content-Style-Type" content="text/css">
|
<META http-equiv="Content-Style-Type" content="text/css">
|
<TITLE></TITLE>
|
<TITLE></TITLE>
|
</HEAD>
|
</HEAD>
|
<BODY>
|
<BODY>
|
<P><B>2.2 Component Design</B><BR>
|
<P><B>2.2 Component Design</B><BR>
|
<B>2.2.1 ALU</B><BR>
|
<B>2.2.1 ALU</B><BR>
|
</P>
|
</P>
|
<P>No sequential logic. Very simple. </P>
|
<P>No sequential logic. Very simple. </P>
|
<TABLE border="1">
|
<TABLE border="1">
|
<TBODY>
|
<TBODY>
|
<TR>
|
<TR>
|
<TH width="28" height="14" align="left">
|
<TH width="28" height="14" align="left">
|
<PRE>`include "define.h"
|
<PRE>`include "define.h"
|
//Apr.14.2005 Stratix 2 workaround Quartus 4.1/4.2
|
//Apr.14.2005 Stratix 2 workaround Quartus 4.1/4.2
|
//Feb.25.2005 Verilog2001 Style
|
//Feb.25.2005 Verilog2001 Style
|
//Jan.20.2005 implict event list
|
//Jan.20.2005 implict event list
|
//Jun.14.2004 Initial Version
|
//Jun.14.2004 Initial Version
|
//Jul.4.2004 sensibity list bug fix
|
//Jul.4.2004 sensibity list bug fix
|
//Jul.5.2004 less area version
|
//Jul.5.2004 less area version
|
|
|
module substruct (input [31:0] a,b,
|
module substruct (input [31:0] a,b,
|
output [31:0] c);
|
output [31:0] c);
|
assign c=a+~b+1;//NG Quartus 4.1/4.2 a-b Why ? I do not know.
|
assign c=a+~b+1;//NG Quartus 4.1/4.2 a-b Why ? I do not know.
|
endmodule
|
endmodule
|
|
|
module alu (input [31:0] a,b,
|
module alu (input [31:0] a,b,
|
output reg [31:0] alu_out,
|
output reg [31:0] alu_out,
|
input [3:0] alu_func);
|
input [3:0] alu_func);
|
|
|
wire [31:0] c;
|
wire [31:0] c;
|
|
|
|
|
parameter [3:0] alu_nop =4'b0000,
|
parameter [3:0] alu_nop =4'b0000,
|
alu_add =4'b0001,
|
alu_add =4'b0001,
|
alu_sub =4'b0010,
|
alu_sub =4'b0010,
|
alu_less_than_unsigned =4'b0101, //Jul.5.2004
|
alu_less_than_unsigned =4'b0101, //Jul.5.2004
|
alu_less_than_signed =4'b0100, //Jul.5.2004
|
alu_less_than_signed =4'b0100, //Jul.5.2004
|
alu_OR =4'b0011,
|
alu_OR =4'b0011,
|
alu_AND =4'b0110,
|
alu_AND =4'b0110,
|
alu_XOR =4'b0111,
|
alu_XOR =4'b0111,
|
alu_NOR =4'b1000;
|
alu_NOR =4'b1000;
|
|
|
reg [32:0] sum;
|
reg [32:0] sum;
|
|
|
always @* begin //
|
always @* begin //
|
case (alu_func)
|
case (alu_func)
|
alu_nop : alu_out=32'h0000;
|
alu_nop : alu_out=32'h0000;
|
alu_add : alu_out=a+b;
|
alu_add : alu_out=a+b;
|
alu_sub : alu_out=c;//Apr.14.2005 NG a-b Quartus 4.1/4.2
|
alu_sub : alu_out=c;//Apr.14.2005 NG a-b Quartus 4.1/4.2
|
alu_OR : alu_out=a | b;
|
alu_OR : alu_out=a | b;
|
alu_AND : alu_out=a & b;
|
alu_AND : alu_out=a & b;
|
alu_XOR : alu_out=a ^ b;
|
alu_XOR : alu_out=a ^ b;
|
alu_NOR : alu_out=~(a | b);
|
alu_NOR : alu_out=~(a | b);
|
alu_less_than_unsigned : alu_out=a < b;//Jun.29.2004
|
alu_less_than_unsigned : alu_out=a < b;//Jun.29.2004
|
alu_less_than_signed: begin
|
alu_less_than_signed: begin
|
sum={a[31],a}+~{b[31],b}+33'h0_0000_0001;//Apr.14.2005 1'b1;//Important 33'h0_0000_000 :a-b $signed(a) > $signed(b);
|
sum={a[31],a}+~{b[31],b}+33'h0_0000_0001;//Apr.14.2005 1'b1;//Important 33'h0_0000_000 :a-b $signed(a) > $signed(b);
|
alu_out={31'h0000_0000,sum[32]};//{31'h0000_0000,sum[32]};
|
alu_out={31'h0000_0000,sum[32]};//{31'h0000_0000,sum[32]};
|
end
|
end
|
default : alu_out=32'h0000_0000;
|
default : alu_out=32'h0000_0000;
|
|
|
|
|
endcase
|
endcase
|
end
|
end
|
|
|
substruct sub(a,b,c);
|
substruct sub(a,b,c);
|
|
|
endmodule
|
endmodule
|
|
|
|
|
|
|
|
|
</PRE>
|
</PRE>
|
</TH>
|
</TH>
|
</TR>
|
</TR>
|
</TBODY>
|
</TBODY>
|
</TABLE>
|
</TABLE>
|
<P><B>2.2.2 Shifter</B><BR>
|
<P><B>2.2.2 Shifter</B><BR>
|
</P>
|
</P>
|
<P>No sequential logic. Very simple.</P>
|
<P>No sequential logic. Very simple.</P>
|
<TABLE border="1">
|
<TABLE border="1">
|
<TBODY>
|
<TBODY>
|
<TR>
|
<TR>
|
<TH width="28" height="14" align="left">
|
<TH width="28" height="14" align="left">
|
<PRE>//Jul.5.2004 redushift_oute shift_outritishift_outal path shift_outell
|
<PRE>//Jul.5.2004 redushift_oute shift_outritishift_outal path shift_outell
|
//Apr.5.2005 always @(*)
|
//Apr.5.2005 always @(*)
|
//Apr.8.2005 rewritten using verilog2001 shift_outoding style
|
//Apr.8.2005 rewritten using verilog2001 shift_outoding style
|
`include "define.h"
|
`include "define.h"
|
module
|
module
|
shifter(input [31:0] a,
|
shifter(input [31:0] a,
|
output reg [31:0] shift_out,
|
output reg [31:0] shift_out,
|
input [1:0] shift_func,
|
input [1:0] shift_func,
|
input [4:0] shift_amount);
|
input [4:0] shift_amount);
|
|
|
localparam [1:0] shift_left=`SHIFT_LEFT,
|
localparam [1:0] shift_left=`SHIFT_LEFT,
|
shift_right_unsigned=`SHIFT_RIGHT_UNSIGNED,
|
shift_right_unsigned=`SHIFT_RIGHT_UNSIGNED,
|
shift_right_signed=`SHIFT_RIGHT_SIGNED;
|
shift_right_signed=`SHIFT_RIGHT_SIGNED;
|
|
|
always @ (*) begin //
|
always @ (*) begin //
|
if (!shift_func[1] ) begin
|
if (!shift_func[1] ) begin
|
case (shift_amount[4:0] )
|
case (shift_amount[4:0] )
|
5'b00000: shift_out=a;
|
5'b00000: shift_out=a;
|
5'b00001: shift_out={a[30:0],1'b0};
|
5'b00001: shift_out={a[30:0],1'b0};
|
5'b00010: shift_out={a[29:0],2'b00};
|
5'b00010: shift_out={a[29:0],2'b00};
|
5'b00011: shift_out={a[28:0],3'b000};
|
5'b00011: shift_out={a[28:0],3'b000};
|
5'b00100: shift_out={a[27:0],4'b0000};
|
5'b00100: shift_out={a[27:0],4'b0000};
|
5'b00101: shift_out={a[26:0],5'b0_0000};
|
5'b00101: shift_out={a[26:0],5'b0_0000};
|
5'b00110: shift_out={a[25:0],6'b00_0000};
|
5'b00110: shift_out={a[25:0],6'b00_0000};
|
5'b00111: shift_out={a[24:0],7'b000_0000};
|
5'b00111: shift_out={a[24:0],7'b000_0000};
|
5'b01000: shift_out={a[23:0],8'b0000_0000};
|
5'b01000: shift_out={a[23:0],8'b0000_0000};
|
5'b01001: shift_out={a[22:0],9'b0_0000_0000};
|
5'b01001: shift_out={a[22:0],9'b0_0000_0000};
|
5'b01010: shift_out={a[21:0],10'b00_0000_0000};
|
5'b01010: shift_out={a[21:0],10'b00_0000_0000};
|
5'b01011: shift_out={a[20:0],11'b000_0000_0000};
|
5'b01011: shift_out={a[20:0],11'b000_0000_0000};
|
5'b01100: shift_out={a[19:0],12'b0000_0000_0000};
|
5'b01100: shift_out={a[19:0],12'b0000_0000_0000};
|
5'b01101: shift_out={a[18:0],13'b0_0000_0000_0000};
|
5'b01101: shift_out={a[18:0],13'b0_0000_0000_0000};
|
5'b01110: shift_out={a[17:0],14'b00_0000_0000_0000};
|
5'b01110: shift_out={a[17:0],14'b00_0000_0000_0000};
|
5'b01111: shift_out={a[16:0],15'b000_0000_0000_0000};
|
5'b01111: shift_out={a[16:0],15'b000_0000_0000_0000};
|
5'b10000: shift_out={a[15:0],16'b0000_0000_0000_0000};
|
5'b10000: shift_out={a[15:0],16'b0000_0000_0000_0000};
|
5'b10001: shift_out={a[14:0],16'b0000_0000_0000_0000,1'b0};
|
5'b10001: shift_out={a[14:0],16'b0000_0000_0000_0000,1'b0};
|
5'b10010: shift_out={a[13:0],16'b0000_0000_0000_0000,2'b00};
|
5'b10010: shift_out={a[13:0],16'b0000_0000_0000_0000,2'b00};
|
5'b10011: shift_out={a[12:0],16'b0000_0000_0000_0000,3'b000};
|
5'b10011: shift_out={a[12:0],16'b0000_0000_0000_0000,3'b000};
|
5'b10100: shift_out={a[11:0],16'b0000_0000_0000_0000,4'b0000};
|
5'b10100: shift_out={a[11:0],16'b0000_0000_0000_0000,4'b0000};
|
5'b10101: shift_out={a[10:0],16'b0000_0000_0000_0000,5'b0_0000};
|
5'b10101: shift_out={a[10:0],16'b0000_0000_0000_0000,5'b0_0000};
|
5'b10110: shift_out={a[9:0],16'b0000_0000_0000_0000,6'b00_0000};
|
5'b10110: shift_out={a[9:0],16'b0000_0000_0000_0000,6'b00_0000};
|
5'b10111: shift_out={a[8:0],16'b0000_0000_0000_0000,7'b000_0000};
|
5'b10111: shift_out={a[8:0],16'b0000_0000_0000_0000,7'b000_0000};
|
5'b11000: shift_out={a[7:0],16'b0000_0000_0000_0000,8'b0000_0000};
|
5'b11000: shift_out={a[7:0],16'b0000_0000_0000_0000,8'b0000_0000};
|
5'b11001: shift_out={a[6:0],16'b0000_0000_0000_0000,9'b0_0000_0000};
|
5'b11001: shift_out={a[6:0],16'b0000_0000_0000_0000,9'b0_0000_0000};
|
5'b11010: shift_out={a[5:0],16'b0000_0000_0000_0000,10'b00_0000_0000};
|
5'b11010: shift_out={a[5:0],16'b0000_0000_0000_0000,10'b00_0000_0000};
|
5'b11011: shift_out={a[4:0],16'b0000_0000_0000_0000,11'b000_0000_0000};
|
5'b11011: shift_out={a[4:0],16'b0000_0000_0000_0000,11'b000_0000_0000};
|
5'b11100: shift_out={a[3:0],16'b0000_0000_0000_0000,12'b0000_0000_0000};
|
5'b11100: shift_out={a[3:0],16'b0000_0000_0000_0000,12'b0000_0000_0000};
|
5'b11101: shift_out={a[2:0],16'b0000_0000_0000_0000,13'b0_0000_0000_0000};
|
5'b11101: shift_out={a[2:0],16'b0000_0000_0000_0000,13'b0_0000_0000_0000};
|
5'b11110: shift_out={a[1:0],16'b0000_0000_0000_0000,14'b00_0000_0000_0000};
|
5'b11110: shift_out={a[1:0],16'b0000_0000_0000_0000,14'b00_0000_0000_0000};
|
5'b11111: shift_out={a[0],16'b0000_0000_0000_0000,15'b000_0000_0000_0000};
|
5'b11111: shift_out={a[0],16'b0000_0000_0000_0000,15'b000_0000_0000_0000};
|
endcase
|
endcase
|
end else if (shift_func==`SHIFT_RIGHT_UNSIGNED) begin
|
end else if (shift_func==`SHIFT_RIGHT_UNSIGNED) begin
|
case (shift_amount)
|
case (shift_amount)
|
5'b00000: shift_out=a;
|
5'b00000: shift_out=a;
|
5'b00001: shift_out={1'b0,a[31:1]};
|
5'b00001: shift_out={1'b0,a[31:1]};
|
5'b00010: shift_out={2'b00,a[31:2]};
|
5'b00010: shift_out={2'b00,a[31:2]};
|
5'b00011: shift_out={3'b000,a[31:3]};
|
5'b00011: shift_out={3'b000,a[31:3]};
|
5'b00100: shift_out={4'b0000,a[31:4]};
|
5'b00100: shift_out={4'b0000,a[31:4]};
|
5'b00101: shift_out={5'b0_0000,a[31:5]};
|
5'b00101: shift_out={5'b0_0000,a[31:5]};
|
5'b00110: shift_out={6'b00_0000,a[31:6]};
|
5'b00110: shift_out={6'b00_0000,a[31:6]};
|
5'b00111: shift_out={7'b000_0000,a[31:7]};
|
5'b00111: shift_out={7'b000_0000,a[31:7]};
|
5'b01000: shift_out={8'b0000_0000,a[31:8]};
|
5'b01000: shift_out={8'b0000_0000,a[31:8]};
|
5'b01001: shift_out={9'b0_0000_0000,a[31:9]};
|
5'b01001: shift_out={9'b0_0000_0000,a[31:9]};
|
5'b01010: shift_out={10'b00_0000_0000,a[31:10]};
|
5'b01010: shift_out={10'b00_0000_0000,a[31:10]};
|
5'b01011: shift_out={11'b000_0000_0000,a[31:11]};
|
5'b01011: shift_out={11'b000_0000_0000,a[31:11]};
|
5'b01100: shift_out={12'b0000_0000_0000,a[31:12]};
|
5'b01100: shift_out={12'b0000_0000_0000,a[31:12]};
|
5'b01101: shift_out={13'b0_0000_0000_0000,a[31:13]};
|
5'b01101: shift_out={13'b0_0000_0000_0000,a[31:13]};
|
5'b01110: shift_out={14'b00_0000_0000_0000,a[31:14]};
|
5'b01110: shift_out={14'b00_0000_0000_0000,a[31:14]};
|
5'b01111: shift_out={15'b000_0000_0000_0000,a[31:15]};
|
5'b01111: shift_out={15'b000_0000_0000_0000,a[31:15]};
|
5'b10000: shift_out={16'b0000_0000_0000_0000,a[31:16]};
|
5'b10000: shift_out={16'b0000_0000_0000_0000,a[31:16]};
|
5'b10001: shift_out={16'b0000_0000_0000_0000,1'b0,a[31:17]};
|
5'b10001: shift_out={16'b0000_0000_0000_0000,1'b0,a[31:17]};
|
5'b10010: shift_out={16'b0000_0000_0000_0000,2'b00,a[31:18]};
|
5'b10010: shift_out={16'b0000_0000_0000_0000,2'b00,a[31:18]};
|
5'b10011: shift_out={16'b0000_0000_0000_0000,3'b000,a[31:19]};
|
5'b10011: shift_out={16'b0000_0000_0000_0000,3'b000,a[31:19]};
|
5'b10100: shift_out={16'b0000_0000_0000_0000,4'b0000,a[31:20]};
|
5'b10100: shift_out={16'b0000_0000_0000_0000,4'b0000,a[31:20]};
|
5'b10101: shift_out={16'b0000_0000_0000_0000,5'b0_0000,a[31:21]};
|
5'b10101: shift_out={16'b0000_0000_0000_0000,5'b0_0000,a[31:21]};
|
5'b10110: shift_out={16'b0000_0000_0000_0000,6'b00_0000,a[31:22]};
|
5'b10110: shift_out={16'b0000_0000_0000_0000,6'b00_0000,a[31:22]};
|
5'b10111: shift_out={16'b0000_0000_0000_0000,7'b000_0000,a[31:23]};
|
5'b10111: shift_out={16'b0000_0000_0000_0000,7'b000_0000,a[31:23]};
|
5'b11000: shift_out={16'b0000_0000_0000_0000,8'b0000_0000,a[31:24]};
|
5'b11000: shift_out={16'b0000_0000_0000_0000,8'b0000_0000,a[31:24]};
|
5'b11001: shift_out={16'b0000_0000_0000_0000,9'b0_0000_0000,a[31:25]};
|
5'b11001: shift_out={16'b0000_0000_0000_0000,9'b0_0000_0000,a[31:25]};
|
5'b11010: shift_out={16'b0000_0000_0000_0000,10'b00_0000_0000,a[31:26]};
|
5'b11010: shift_out={16'b0000_0000_0000_0000,10'b00_0000_0000,a[31:26]};
|
5'b11011: shift_out={16'b0000_0000_0000_0000,11'b000_0000_0000,a[31:27]};
|
5'b11011: shift_out={16'b0000_0000_0000_0000,11'b000_0000_0000,a[31:27]};
|
5'b11100: shift_out={16'b0000_0000_0000_0000,12'b0000_0000_0000,a[31:28]};
|
5'b11100: shift_out={16'b0000_0000_0000_0000,12'b0000_0000_0000,a[31:28]};
|
5'b11101: shift_out={16'b0000_0000_0000_0000,13'b0_0000_0000_0000,a[31:29]};
|
5'b11101: shift_out={16'b0000_0000_0000_0000,13'b0_0000_0000_0000,a[31:29]};
|
5'b11110: shift_out={16'b0000_0000_0000_0000,14'b00_0000_0000_0000,a[31:30]};
|
5'b11110: shift_out={16'b0000_0000_0000_0000,14'b00_0000_0000_0000,a[31:30]};
|
5'b11111: shift_out={16'b0000_0000_0000_0000,15'b000_0000_0000_0000,a[31:31]};
|
5'b11111: shift_out={16'b0000_0000_0000_0000,15'b000_0000_0000_0000,a[31:31]};
|
endcase
|
endcase
|
end else begin// SHIFT_RIGHT_SIGNED
|
end else begin// SHIFT_RIGHT_SIGNED
|
case (shift_amount)
|
case (shift_amount)
|
5'b00000: shift_out=a;
|
5'b00000: shift_out=a;
|
5'b00001: shift_out={a[31],a[31:1]};
|
5'b00001: shift_out={a[31],a[31:1]};
|
5'b00010: shift_out={{2{a[31]}},a[31:2]};
|
5'b00010: shift_out={{2{a[31]}},a[31:2]};
|
5'b00011: shift_out={{3{a[31]}},a[31:3]};
|
5'b00011: shift_out={{3{a[31]}},a[31:3]};
|
5'b00100: shift_out={{4{a[31]}},a[31:4]};
|
5'b00100: shift_out={{4{a[31]}},a[31:4]};
|
5'b00101: shift_out={{5{a[31]}},a[31:5]};
|
5'b00101: shift_out={{5{a[31]}},a[31:5]};
|
5'b00110: shift_out={{6{a[31]}},a[31:6]};
|
5'b00110: shift_out={{6{a[31]}},a[31:6]};
|
5'b00111: shift_out={{7{a[31]}},a[31:7]};
|
5'b00111: shift_out={{7{a[31]}},a[31:7]};
|
5'b01000: shift_out={{8{a[31]}},a[31:8]};
|
5'b01000: shift_out={{8{a[31]}},a[31:8]};
|
5'b01001: shift_out={{9{a[31]}},a[31:9]};
|
5'b01001: shift_out={{9{a[31]}},a[31:9]};
|
5'b01010: shift_out={{10{a[31]}},a[31:10]};
|
5'b01010: shift_out={{10{a[31]}},a[31:10]};
|
5'b01011: shift_out={{11{a[31]}},a[31:11]};
|
5'b01011: shift_out={{11{a[31]}},a[31:11]};
|
5'b01100: shift_out={{12{a[31]}},a[31:12]};
|
5'b01100: shift_out={{12{a[31]}},a[31:12]};
|
5'b01101: shift_out={{13{a[31]}},a[31:13]};
|
5'b01101: shift_out={{13{a[31]}},a[31:13]};
|
5'b01110: shift_out={{14{a[31]}},a[31:14]};
|
5'b01110: shift_out={{14{a[31]}},a[31:14]};
|
5'b01111: shift_out={{15{a[31]}},a[31:15]};
|
5'b01111: shift_out={{15{a[31]}},a[31:15]};
|
5'b10000: shift_out={{16{a[31]}},a[31:16]};
|
5'b10000: shift_out={{16{a[31]}},a[31:16]};
|
5'b10001: shift_out={{17{a[31]}},a[31:17]};
|
5'b10001: shift_out={{17{a[31]}},a[31:17]};
|
5'b10010: shift_out={{18{a[31]}},a[31:18]};
|
5'b10010: shift_out={{18{a[31]}},a[31:18]};
|
5'b10011: shift_out={{19{a[31]}},a[31:19]};
|
5'b10011: shift_out={{19{a[31]}},a[31:19]};
|
5'b10100: shift_out={{20{a[31]}},a[31:20]};
|
5'b10100: shift_out={{20{a[31]}},a[31:20]};
|
5'b10101: shift_out={{21{a[31]}},a[31:21]};
|
5'b10101: shift_out={{21{a[31]}},a[31:21]};
|
5'b10110: shift_out={{22{a[31]}},a[31:22]};
|
5'b10110: shift_out={{22{a[31]}},a[31:22]};
|
5'b10111: shift_out={{23{a[31]}},a[31:23]};
|
5'b10111: shift_out={{23{a[31]}},a[31:23]};
|
5'b11000: shift_out={{24{a[31]}},a[31:24]};
|
5'b11000: shift_out={{24{a[31]}},a[31:24]};
|
5'b11001: shift_out={{25{a[31]}},a[31:25]};
|
5'b11001: shift_out={{25{a[31]}},a[31:25]};
|
5'b11010: shift_out={{26{a[31]}},a[31:26]};
|
5'b11010: shift_out={{26{a[31]}},a[31:26]};
|
5'b11011: shift_out={{27{a[31]}},a[31:27]};
|
5'b11011: shift_out={{27{a[31]}},a[31:27]};
|
5'b11100: shift_out={{28{a[31]}},a[31:28]};
|
5'b11100: shift_out={{28{a[31]}},a[31:28]};
|
5'b11101: shift_out={{29{a[31]}},a[31:29]};
|
5'b11101: shift_out={{29{a[31]}},a[31:29]};
|
5'b11110: shift_out={{30{a[31]}},a[31:30]};
|
5'b11110: shift_out={{30{a[31]}},a[31:30]};
|
5'b11111: shift_out={{31{a[31]}},a[31:31]};
|
5'b11111: shift_out={{31{a[31]}},a[31:31]};
|
endcase
|
endcase
|
end
|
end
|
end
|
end
|
|
|
|
|
|
|
|
|
|
|
|
|
endmodule</PRE>
|
endmodule</PRE>
|
</TH>
|
</TH>
|
</TR>
|
</TR>
|
</TBODY>
|
</TBODY>
|
</TABLE>
|
</TABLE>
|
<P><B>2.2.3 mul_div_module</B></P>
|
<P><B>2.2.3 mul_div_module</B></P>
|
<P> Multiplier:</P>
|
<P> Multiplier:</P>
|
<UL>
|
<UL>
|
<LI>singed/unsigned 32bits input
|
<LI>singed/unsigned 32bits input
|
<LI>singed/unsigned 64 bits output
|
<LI>singed/unsigned 64 bits output
|
<LI>scalable 2-32clocks processing time
|
<LI>scalable 2-32clocks processing time
|
</UL>
|
</UL>
|
<P>Divider</P>
|
<P>Divider</P>
|
<UL>
|
<UL>
|
<LI>signed/unsigned 32bits input
|
<LI>signed/unsigned 32bits input
|
<LI>signed/unsigned 32bits quotient and remainder
|
<LI>signed/unsigned 32bits quotient and remainder
|
<LI>fixed 32 clocks processing time
|
<LI>fixed 32 clocks processing time
|
</UL>
|
</UL>
|
<P>Starts calculation by "mul_div_enable" signal, "stop_state"
|
<P>Starts calculation by "mul_div_enable" signal, "stop_state"
|
signal becomes high during calculation.<BR>
|
signal becomes high during calculation.<BR>
|
</P>
|
</P>
|
<TABLE border="1">
|
<TABLE border="1">
|
<TBODY>
|
<TBODY>
|
<TR>
|
<TR>
|
<TH width="28" height="14" align="left">
|
<TH width="28" height="14" align="left">
|
<PRE>//Jun.2.2004
|
<PRE>//Jun.2.2004
|
//Jun.27.2004
|
//Jun.27.2004
|
//Jun.28.2004
|
//Jun.28.2004
|
//Jun.30.2004 mulfunc output bug fix
|
//Jun.30.2004 mulfunc output bug fix
|
// still 16x16 sign extension
|
// still 16x16 sign extension
|
//Jul.2.2004 mul 32x32=>64bit w/ w/o sign
|
//Jul.2.2004 mul 32x32=>64bit w/ w/o sign
|
//Jul.2.2004 address MUL_WIDTH==1
|
//Jul.2.2004 address MUL_WIDTH==1
|
//Jul.4.2004 input critical path : => add carry_ff;
|
//Jul.4.2004 input critical path : => add carry_ff;
|
//Jul.5.2004 :=> less fanout
|
//Jul.5.2004 :=> less fanout
|
//Jul.13.2004 signed mul bug fix
|
//Jul.13.2004 signed mul bug fix
|
//Jul.15.2004 32/32 div
|
//Jul.15.2004 32/32 div
|
//Jul.16.2004 diet
|
//Jul.16.2004 diet
|
//Jul.17.2004 add `ifdef less path delay for interface port
|
//Jul.17.2004 add `ifdef less path delay for interface port
|
//Apr.7.2005 ADDRESS to XILINX Specific problem
|
//Apr.7.2005 ADDRESS to XILINX Specific problem
|
//Apr.14.2005 Add Stratix2
|
//Apr.14.2005 Add Stratix2
|
|
|
// mul/div module
|
// mul/div module
|
|
|
// a[31:0] /b[31:0] =>
|
// a[31:0] /b[31:0] =>
|
// mul_div_out[15:0] <=a/b
|
// mul_div_out[15:0] <=a/b
|
// mul_div_out[31:16] <=a%b
|
// mul_div_out[31:16] <=a%b
|
// No detection of overflow
|
// No detection of overflow
|
// Algorithm
|
// Algorithm
|
// answer_reg = (answer_reg << 1);
|
// answer_reg = (answer_reg << 1);
|
// multout_reg<={sum,a_reg[31]};
|
// multout_reg<={sum,a_reg[31]};
|
// if (multout_reg >= b_reg) {
|
// if (multout_reg >= b_reg) {
|
// answer_reg += 1;
|
// answer_reg += 1;
|
// multout_reg -= b_reg;
|
// multout_reg -= b_reg;
|
// }
|
// }
|
// a_reg <= a_reg << 1;
|
// a_reg <= a_reg << 1;
|
`include "define.h"
|
`include "define.h"
|
module mul_div(clock,sync_reset,a,b,mul_div_out,mul_div_sign,mul_div_word,mul_div_mode,state,stop_state,mul_div_enable,lohi);
|
module mul_div(clock,sync_reset,a,b,mul_div_out,mul_div_sign,mul_div_word,mul_div_mode,state,stop_state,mul_div_enable,lohi);
|
`ifdef RAM4K
|
`ifdef RAM4K
|
|
|
`ifdef XILINX
|
`ifdef XILINX
|
parameter MUL_WIDTH=16;//Must be 2,4,8,16 2=> less area less speed 16=> greater area but faster
|
parameter MUL_WIDTH=16;//Must be 2,4,8,16 2=> less area less speed 16=> greater area but faster
|
parameter MUL_STATE_MSB=2;//should be 32/MUL_WIDTH-1+1;
|
parameter MUL_STATE_MSB=2;//should be 32/MUL_WIDTH-1+1;
|
// XILINX fails using ISE7.1 if MUL_WIDTH==1,2
|
// XILINX fails using ISE7.1 if MUL_WIDTH==1,2
|
// if MULWIDTH==1 synthesis is possible but post synthesis simulation fails
|
// if MULWIDTH==1 synthesis is possible but post synthesis simulation fails
|
// if MULWIDTH==2 synthesis fails;
|
// if MULWIDTH==2 synthesis fails;
|
// MUL_WIDTH==16 shows good.
|
// MUL_WIDTH==16 shows good.
|
|
|
`else
|
`else
|
parameter MUL_WIDTH=1;//Must be 2,4,8,16 2=> less area less speed 16=> greater area but faster
|
parameter MUL_WIDTH=1;//Must be 2,4,8,16 2=> less area less speed 16=> greater area but faster
|
parameter MUL_STATE_MSB=32;//should be 32/MUL_WIDTH-1+1;
|
parameter MUL_STATE_MSB=32;//should be 32/MUL_WIDTH-1+1;
|
`endif
|
`endif
|
`else
|
`else
|
`ifdef XILINX
|
`ifdef XILINX
|
parameter MUL_WIDTH=16;//Must be 2,4,8,16 2=> less area less speed 16=> greater area but faster
|
parameter MUL_WIDTH=16;//Must be 2,4,8,16 2=> less area less speed 16=> greater area but faster
|
parameter MUL_STATE_MSB=2;//should be 32/MUL_WIDTH-1+1;
|
parameter MUL_STATE_MSB=2;//should be 32/MUL_WIDTH-1+1;
|
// XILINX fails using ISE7.1 if MUL_WIDTH==1,2
|
// XILINX fails using ISE7.1 if MUL_WIDTH==1,2
|
// if MULWIDTH==1 synthesis is possible but post synthesis simulation fails
|
// if MULWIDTH==1 synthesis is possible but post synthesis simulation fails
|
// if MULWIDTH==2 synthesis fails;
|
// if MULWIDTH==2 synthesis fails;
|
// MUL_WIDTH==16 shows good.
|
// MUL_WIDTH==16 shows good.
|
|
|
`else
|
`else
|
`ifdef Stratix2
|
`ifdef Stratix2
|
parameter MUL_WIDTH=16;//Must be 2,4,8,16 2=> less area less speed 16=> greater area but faster
|
parameter MUL_WIDTH=16;//Must be 2,4,8,16 2=> less area less speed 16=> greater area but faster
|
parameter MUL_STATE_MSB=2;//should be 32/MUL_WIDTH-1+1;
|
parameter MUL_STATE_MSB=2;//should be 32/MUL_WIDTH-1+1;
|
`else
|
`else
|
parameter MUL_WIDTH=1;//Must be 2,4,8,16 2=> less area less speed 16=> greater area but faster
|
parameter MUL_WIDTH=1;//Must be 2,4,8,16 2=> less area less speed 16=> greater area but faster
|
parameter MUL_STATE_MSB=32;//should be 32/MUL_WIDTH-1+1;
|
parameter MUL_STATE_MSB=32;//should be 32/MUL_WIDTH-1+1;
|
`endif
|
`endif
|
`endif
|
`endif
|
`endif
|
`endif
|
input clock,sync_reset;
|
input clock,sync_reset;
|
input [31:0] a,b;
|
input [31:0] a,b;
|
input [7:0] state;
|
input [7:0] state;
|
input lohi;
|
input lohi;
|
input mul_div_enable,mul_div_sign,mul_div_word,mul_div_mode;
|
input mul_div_enable,mul_div_sign,mul_div_word,mul_div_mode;
|
output stop_state;
|
output stop_state;
|
output [31:0] mul_div_out;
|
output [31:0] mul_div_out;
|
|
|
reg [31:0] a_reg;
|
reg [31:0] a_reg;
|
reg [31:0] b_reg;
|
reg [31:0] b_reg;
|
reg [31:0] answer_reg;
|
reg [31:0] answer_reg;
|
|
|
reg stop_state_reg;// For state control
|
reg stop_state_reg;// For state control
|
reg [5:0] counter;
|
reg [5:0] counter;
|
reg mul_div_sign_ff,mul_div_mode_ff;
|
reg mul_div_sign_ff,mul_div_mode_ff;
|
reg a31_latch,b31_latch;
|
reg a31_latch,b31_latch;
|
reg breg31;
|
reg breg31;
|
//mult64
|
//mult64
|
wire [63:0] ab62={1'b0,a_reg[31]*breg31,62'h0};//Jul.5.2004
|
wire [63:0] ab62={1'b0,a_reg[31]*breg31,62'h0};//Jul.5.2004
|
wire [63:0] shift_a31=mul_div_sign_ff ? ~{2'b0,a_reg[30:0],31'h0}+1'b1: {2'b0,a_reg[30:0],31'h0} ;//Jul.13.2004 Jul.2.2004
|
wire [63:0] shift_a31=mul_div_sign_ff ? ~{2'b0,a_reg[30:0],31'h0}+1'b1: {2'b0,a_reg[30:0],31'h0} ;//Jul.13.2004 Jul.2.2004
|
wire [63:0] shift_b31=mul_div_sign_ff ? ~{2'b0,b_reg[30:0],31'h0}+1'b1: {2'b0,b_reg[30:0],31'h0};//Jul.13.2004 Jul.2.2004
|
wire [63:0] shift_b31=mul_div_sign_ff ? ~{2'b0,b_reg[30:0],31'h0}+1'b1: {2'b0,b_reg[30:0],31'h0};//Jul.13.2004 Jul.2.2004
|
|
|
wire [30:0] init_lower =breg31*shift_a31[30:0] +a_reg[31]*shift_b31[30:0]+ab62[30:0];//Jul.5.2004
|
wire [30:0] init_lower =breg31*shift_a31[30:0] +a_reg[31]*shift_b31[30:0]+ab62[30:0];//Jul.5.2004
|
wire [63:31] init_upper=breg31*shift_a31[63:31]+a_reg[31]*shift_b31[63:31]+ab62[63:31];//+carry;Jul.5.2004
|
wire [63:31] init_upper=breg31*shift_a31[63:31]+a_reg[31]*shift_b31[63:31]+ab62[63:31];//+carry;Jul.5.2004
|
wire [63:0] init_val={init_upper,init_lower};
|
wire [63:0] init_val={init_upper,init_lower};
|
wire [MUL_WIDTH+30 :0] mult32x4out_temp=a_reg[30:0]*b_reg[MUL_WIDTH-1:0];//Jul.5.2004
|
wire [MUL_WIDTH+30 :0] mult32x4out_temp=a_reg[30:0]*b_reg[MUL_WIDTH-1:0];//Jul.5.2004
|
wire [MUL_WIDTH+31 :0] mult32x4out={1'b0,mult32x4out_temp};
|
wire [MUL_WIDTH+31 :0] mult32x4out={1'b0,mult32x4out_temp};
|
reg [63:0] mult64_reg;
|
reg [63:0] mult64_reg;
|
reg [31:0] multout_reg;
|
reg [31:0] multout_reg;
|
wire [63:0] mult64_out;
|
wire [63:0] mult64_out;
|
wire [63:0] mult64=a_reg* b_reg;
|
wire [63:0] mult64=a_reg* b_reg;
|
reg [MUL_WIDTH+31-1+1 :0] mult32x4out_reg;
|
reg [MUL_WIDTH+31-1+1 :0] mult32x4out_reg;
|
|
|
|
|
wire finish_operation;
|
wire finish_operation;
|
wire pre_stop;
|
wire pre_stop;
|
wire [32:0] sum;
|
wire [32:0] sum;
|
wire [31:0] answer_inc;
|
wire [31:0] answer_inc;
|
wire [31:0] aminus=-a;
|
wire [31:0] aminus=-a;
|
wire [31:0] div_out,div_out_tmp;
|
wire [31:0] div_out,div_out_tmp;
|
|
|
|
|
wire mul_div_mode_w;
|
wire mul_div_mode_w;
|
reg mul_state_reg;
|
reg mul_state_reg;
|
reg div_msb_ff;
|
reg div_msb_ff;
|
|
|
assign mul_div_mode_w=pre_stop ? mul_div_mode: mul_div_mode_ff;
|
assign mul_div_mode_w=pre_stop ? mul_div_mode: mul_div_mode_ff;
|
|
|
`ifdef RAM4K
|
`ifdef RAM4K
|
//less area
|
//less area
|
|
|
assign mul_div_out=!lohi ? !mul_div_mode_ff ? mult64_out[31:0] : div_out :
|
assign mul_div_out=!lohi ? !mul_div_mode_ff ? mult64_out[31:0] : div_out :
|
!mul_div_mode_ff ? mult64_out[63:32] : div_out;//Jul.16.2004
|
!mul_div_mode_ff ? mult64_out[63:32] : div_out;//Jul.16.2004
|
|
|
assign div_out_tmp=!lohi ? answer_reg: {div_msb_ff,multout_reg[31:1]};
|
assign div_out_tmp=!lohi ? answer_reg: {div_msb_ff,multout_reg[31:1]};
|
assign div_out= (!lohi && (a31_latch ^ b31_latch) && mul_div_sign_ff) ||
|
assign div_out= (!lohi && (a31_latch ^ b31_latch) && mul_div_sign_ff) ||
|
(lohi && mul_div_sign_ff && a31_latch) ? ~div_out_tmp+1'b1 : div_out_tmp;
|
(lohi && mul_div_sign_ff && a31_latch) ? ~div_out_tmp+1'b1 : div_out_tmp;
|
|
|
`else
|
`else
|
|
|
// faster
|
// faster
|
reg [31:0] div_out_multout_latch,answer_reg_latch;//
|
reg [31:0] div_out_multout_latch,answer_reg_latch;//
|
|
|
assign mul_div_out=!lohi ? !mul_div_mode_ff ? mult64_out[31:0] : answer_reg_latch :
|
assign mul_div_out=!lohi ? !mul_div_mode_ff ? mult64_out[31:0] : answer_reg_latch :
|
!mul_div_mode_ff ? mult64_out[63:32] : div_out_multout_latch;//Jul.16.2004
|
!mul_div_mode_ff ? mult64_out[63:32] : div_out_multout_latch;//Jul.16.2004
|
|
|
|
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if ( (a31_latch ^ b31_latch) && mul_div_sign_ff)
|
if ( (a31_latch ^ b31_latch) && mul_div_sign_ff)
|
answer_reg_latch<=~answer_reg+1'b1;
|
answer_reg_latch<=~answer_reg+1'b1;
|
else answer_reg_latch<= answer_reg;
|
else answer_reg_latch<= answer_reg;
|
|
|
if ( mul_div_sign_ff && a31_latch)
|
if ( mul_div_sign_ff && a31_latch)
|
div_out_multout_latch<=~{div_msb_ff,multout_reg[31:1]}+1'b1;
|
div_out_multout_latch<=~{div_msb_ff,multout_reg[31:1]}+1'b1;
|
else div_out_multout_latch<={div_msb_ff,multout_reg[31:1]};
|
else div_out_multout_latch<={div_msb_ff,multout_reg[31:1]};
|
|
|
|
|
end
|
end
|
|
|
|
|
`endif
|
`endif
|
|
|
//mul64
|
//mul64
|
//mul_state
|
//mul_state
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
breg31<=b[31];
|
breg31<=b[31];
|
end
|
end
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
mult32x4out_reg<=mult32x4out;
|
mult32x4out_reg<=mult32x4out;
|
end
|
end
|
|
|
//Jul.16.2004
|
//Jul.16.2004
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_reset) mul_state_reg<=0;
|
if (sync_reset) mul_state_reg<=0;
|
else if (pre_stop && mul_div_mode_w==`MUL_DIV_MUL_SEL ) mul_state_reg<=1;
|
else if (pre_stop && mul_div_mode_w==`MUL_DIV_MUL_SEL ) mul_state_reg<=1;
|
else if (finish_operation) mul_state_reg<=0;
|
else if (finish_operation) mul_state_reg<=0;
|
end
|
end
|
|
|
//mult64_reg multout_reg
|
//mult64_reg multout_reg
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (mul_state_reg && counter==0 )begin
|
if (mul_state_reg && counter==0 )begin
|
mult64_reg<=init_val;//Jul.13.2004 Jul.5.2004 Jul.4.2004
|
mult64_reg<=init_val;//Jul.13.2004 Jul.5.2004 Jul.4.2004
|
end
|
end
|
else
|
else
|
if (mul_state_reg) begin
|
if (mul_state_reg) begin
|
{mult64_reg,multout_reg[31:31-MUL_WIDTH+1]}<={{MUL_WIDTH {1'b0}},mult64_reg+mult32x4out_reg};
|
{mult64_reg,multout_reg[31:31-MUL_WIDTH+1]}<={{MUL_WIDTH {1'b0}},mult64_reg+mult32x4out_reg};
|
multout_reg[31-MUL_WIDTH:0] <=multout_reg[31:MUL_WIDTH];
|
multout_reg[31-MUL_WIDTH:0] <=multout_reg[31:MUL_WIDTH];
|
|
|
//Division
|
//Division
|
end else if (pre_stop && counter==0 ) multout_reg<=0; //First
|
end else if (pre_stop && counter==0 ) multout_reg<=0; //First
|
else if (mul_div_mode_ff && stop_state_reg ) begin
|
else if (mul_div_mode_ff && stop_state_reg ) begin
|
if (sum[32]==1'b0) begin //if (a_reg >=b_reg)
|
if (sum[32]==1'b0) begin //if (a_reg >=b_reg)
|
if (finish_operation) div_msb_ff<=sum[31];
|
if (finish_operation) div_msb_ff<=sum[31];
|
multout_reg<={sum,a_reg[31]};
|
multout_reg<={sum,a_reg[31]};
|
end else begin
|
end else begin
|
if (finish_operation) div_msb_ff<=multout_reg[31];
|
if (finish_operation) div_msb_ff<=multout_reg[31];
|
multout_reg[0]<=a_reg[31];
|
multout_reg[0]<=a_reg[31];
|
multout_reg[31:1] <=multout_reg[30:0];
|
multout_reg[31:1] <=multout_reg[30:0];
|
end
|
end
|
end
|
end
|
end
|
end
|
|
|
assign mult64_out={mult64_reg[31:0],multout_reg[31:0]};
|
assign mult64_out={mult64_reg[31:0],multout_reg[31:0]};
|
//input FFs
|
//input FFs
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_reset) begin
|
if (sync_reset) begin
|
mul_div_sign_ff<=0;
|
mul_div_sign_ff<=0;
|
mul_div_mode_ff<=0;
|
mul_div_mode_ff<=0;
|
|
|
|
|
end else if (pre_stop) begin
|
end else if (pre_stop) begin
|
mul_div_sign_ff<=mul_div_sign;
|
mul_div_sign_ff<=mul_div_sign;
|
a31_latch<=a[31];
|
a31_latch<=a[31];
|
b31_latch<=b[31];
|
b31_latch<=b[31];
|
mul_div_mode_ff<=mul_div_mode;
|
mul_div_mode_ff<=mul_div_mode;
|
end
|
end
|
end
|
end
|
|
|
|
|
|
|
//state_machine
|
//state_machine
|
assign pre_stop=mul_div_enable ;
|
assign pre_stop=mul_div_enable ;
|
assign finish_operation=(mul_div_mode_ff && counter==32) || (mul_state_reg && counter==MUL_STATE_MSB) ;//Jul.2.2004
|
assign finish_operation=(mul_div_mode_ff && counter==32) || (mul_state_reg && counter==MUL_STATE_MSB) ;//Jul.2.2004
|
|
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_reset) stop_state_reg <=0;
|
if (sync_reset) stop_state_reg <=0;
|
else if (pre_stop && !stop_state_reg ) stop_state_reg<=1;
|
else if (pre_stop && !stop_state_reg ) stop_state_reg<=1;
|
else if (stop_state_reg && finish_operation) stop_state_reg<=0;
|
else if (stop_state_reg && finish_operation) stop_state_reg<=0;
|
end
|
end
|
|
|
assign stop_state=stop_state_reg;
|
assign stop_state=stop_state_reg;
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_reset) counter <=0;
|
if (sync_reset) counter <=0;
|
else if (!stop_state_reg) counter <=0;
|
else if (!stop_state_reg) counter <=0;
|
else if (stop_state_reg ) counter <=counter+1;
|
else if (stop_state_reg ) counter <=counter+1;
|
end
|
end
|
|
|
//a_reg
|
//a_reg
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if(mul_div_mode_w==`MUL_DIV_MUL_SEL && pre_stop) a_reg <=a;//
|
if(mul_div_mode_w==`MUL_DIV_MUL_SEL && pre_stop) a_reg <=a;//
|
else if(mul_div_mode_w !=`MUL_DIV_MUL_SEL )begin//
|
else if(mul_div_mode_w !=`MUL_DIV_MUL_SEL )begin//
|
if (!stop_state_reg && !pre_stop) a_reg <=a_reg;//
|
if (!stop_state_reg && !pre_stop) a_reg <=a_reg;//
|
else if (pre_stop && counter==0 ) begin //
|
else if (pre_stop && counter==0 ) begin //
|
if (mul_div_sign) begin//
|
if (mul_div_sign) begin//
|
if (a[31]) a_reg <=aminus;//
|
if (a[31]) a_reg <=aminus;//
|
else a_reg <=a;
|
else a_reg <=a;
|
end else a_reg <=a;//
|
end else a_reg <=a;//
|
end else begin//div
|
end else begin//div
|
a_reg <={a_reg[30:0],1'b0};// a_reg <<=1;
|
a_reg <={a_reg[30:0],1'b0};// a_reg <<=1;
|
end
|
end
|
|
|
end
|
end
|
end
|
end
|
|
|
//b_reg
|
//b_reg
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (pre_stop && mul_div_mode_w==`MUL_DIV_MUL_SEL ) b_reg<={1'b0,b[30:0]};
|
if (pre_stop && mul_div_mode_w==`MUL_DIV_MUL_SEL ) b_reg<={1'b0,b[30:0]};
|
else if ( mul_state_reg) b_reg<=b_reg[31:MUL_WIDTH];
|
else if ( mul_state_reg) b_reg<=b_reg[31:MUL_WIDTH];
|
else if( mul_div_mode_w !=`MUL_DIV_MUL_SEL) begin//
|
else if( mul_div_mode_w !=`MUL_DIV_MUL_SEL) begin//
|
if (!stop_state_reg && !pre_stop ) b_reg <=b_reg;//
|
if (!stop_state_reg && !pre_stop ) b_reg <=b_reg;//
|
else if (pre_stop && counter==0 ) begin //
|
else if (pre_stop && counter==0 ) begin //
|
if (mul_div_sign) begin//
|
if (mul_div_sign) begin//
|
if ( b[31]) b_reg <=-b[31:0];//
|
if ( b[31]) b_reg <=-b[31:0];//
|
else b_reg <=b[31:0];//
|
else b_reg <=b[31:0];//
|
end else begin
|
end else begin
|
b_reg <=b[31:0];//
|
b_reg <=b[31:0];//
|
end
|
end
|
end else begin//div
|
end else begin//div
|
b_reg <=b_reg;//;
|
b_reg <=b_reg;//;
|
end
|
end
|
end
|
end
|
end
|
end
|
|
|
//answer_reg
|
//answer_reg
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
|
|
if (mul_div_mode_w !=`MUL_DIV_MUL_SEL) begin//
|
if (mul_div_mode_w !=`MUL_DIV_MUL_SEL) begin//
|
if (!stop_state_reg && !pre_stop) answer_reg <=answer_reg;//
|
if (!stop_state_reg && !pre_stop) answer_reg <=answer_reg;//
|
else if (pre_stop && counter==0 ) answer_reg<=0; //
|
else if (pre_stop && counter==0 ) answer_reg<=0; //
|
else begin//div
|
else begin//div
|
if ( !sum[32] ) begin//
|
if ( !sum[32] ) begin//
|
if (finish_operation) answer_reg <=answer_inc;
|
if (finish_operation) answer_reg <=answer_inc;
|
else answer_reg <={answer_inc[30:0],1'b0}; //Jun.7.2004 a_reg -= b_reg
|
else answer_reg <={answer_inc[30:0],1'b0}; //Jun.7.2004 a_reg -= b_reg
|
end else begin
|
end else begin
|
if (finish_operation ) begin
|
if (finish_operation ) begin
|
answer_reg <=answer_reg;
|
answer_reg <=answer_reg;
|
end else answer_reg <={answer_reg[30:0],1'b0}; // answer_reg <<=1;
|
end else answer_reg <={answer_reg[30:0],1'b0}; // answer_reg <<=1;
|
end
|
end
|
end
|
end
|
end
|
end
|
end
|
end
|
|
|
|
|
assign sum={1'b0,multout_reg}+~{1'b0,b_reg}+1'b1;//
|
assign sum={1'b0,multout_reg}+~{1'b0,b_reg}+1'b1;//
|
assign answer_inc=answer_reg+1'b1;//Jun.7.2004
|
assign answer_inc=answer_reg+1'b1;//Jun.7.2004
|
|
|
endmodule
|
endmodule
|
</PRE>
|
</PRE>
|
</TH>
|
</TH>
|
</TR>
|
</TR>
|
</TBODY>
|
</TBODY>
|
</TABLE>
|
</TABLE>
|
<P><B>2.2.4 RAM_Module</B></P>
|
<P><B>2.2.4 RAM_Module</B></P>
|
<P>In this module,8bitsx4 dual port RAM is necessary for both Altera and Xilinx.<BR>
|
<P>In this module,8bitsx4 dual port RAM is necessary for both Altera and Xilinx.<BR>
|
Dual Port makes it possible to access independently for program and data.</P>
|
Dual Port makes it possible to access independently for program and data.</P>
|
<TABLE border="1">
|
<TABLE border="1">
|
<TBODY>
|
<TBODY>
|
<TR>
|
<TR>
|
<TH width="28" height="14" align="left">
|
<TH width="28" height="14" align="left">
|
<PRE>//Jun.29.2004 w0,w1,w2,w3 bug fix
|
<PRE>//Jun.29.2004 w0,w1,w2,w3 bug fix
|
//Jun.30.2004 endian bug fix
|
//Jun.30.2004 endian bug fix
|
//Jul.1.2004 endian bug fix
|
//Jul.1.2004 endian bug fix
|
//Apr.2.2005 Change Port Address
|
//Apr.2.2005 Change Port Address
|
`include "define.h"
|
`include "define.h"
|
`define COMB_MOUT
|
`define COMB_MOUT
|
`define COMB_MOUT_IR
|
`define COMB_MOUT_IR
|
|
|
|
|
`define NO_SIGNED_MOUT
|
`define NO_SIGNED_MOUT
|
module ram_module_altera(clock,sync_reset,IR,MOUT,Paddr,Daddr,wren,datain,access_mode,M_signed,
|
module ram_module_altera(clock,sync_reset,IR,MOUT,Paddr,Daddr,wren,datain,access_mode,M_signed,
|
uread_port,write_busy);
|
uread_port,write_busy);
|
input clock,sync_reset;
|
input clock,sync_reset;
|
input wren;
|
input wren;
|
input [31:0] datain;
|
input [31:0] datain;
|
input M_signed;
|
input M_signed;
|
input [7:0] uread_port;
|
input [7:0] uread_port;
|
input write_busy;//Apr.2.2005
|
input write_busy;//Apr.2.2005
|
`ifdef RAM32K
|
`ifdef RAM32K
|
|
|
input [14:0] Paddr,Daddr;//4KB address
|
input [14:0] Paddr,Daddr;//4KB address
|
reg [14:0] DaddrD;
|
reg [14:0] DaddrD;
|
|
|
|
|
`endif
|
`endif
|
|
|
`ifdef RAM16K
|
`ifdef RAM16K
|
|
|
input [13:0] Paddr,Daddr;//4KB address
|
input [13:0] Paddr,Daddr;//4KB address
|
reg [13:0] DaddrD;
|
reg [13:0] DaddrD;
|
|
|
|
|
`endif
|
`endif
|
|
|
`ifdef RAM4K
|
`ifdef RAM4K
|
input [11:0] Paddr,Daddr;//4KB address
|
input [11:0] Paddr,Daddr;//4KB address
|
reg [11:0] DaddrD;
|
reg [11:0] DaddrD;
|
|
|
`endif
|
`endif
|
|
|
output [31:0] IR;//Instrcuntion Register
|
output [31:0] IR;//Instrcuntion Register
|
output [31:0] MOUT;//data out
|
output [31:0] MOUT;//data out
|
input [1:0] access_mode;
|
input [1:0] access_mode;
|
|
|
reg [31:0] IR;
|
reg [31:0] IR;
|
reg [31:0] MOUT;
|
reg [31:0] MOUT;
|
reg [1:0] access_modeD;
|
reg [1:0] access_modeD;
|
|
|
wire [7:0] a0,a1,a2,a3;
|
wire [7:0] a0,a1,a2,a3;
|
wire [7:0] b0,b1,b2,b3;
|
wire [7:0] b0,b1,b2,b3;
|
wire [7:0] dport0,dport1,dport2,dport3;
|
wire [7:0] dport0,dport1,dport2,dport3;
|
wire w0,w1,w2,w3;
|
wire w0,w1,w2,w3;
|
wire uread_port_access=`UART_PORT_ADDRESS==Daddr;
|
wire uread_port_access=`UART_PORT_ADDRESS==Daddr;
|
|
|
reg uread_access_reg;
|
reg uread_access_reg;
|
|
|
assign dport0=datain[7:0] ;
|
assign dport0=datain[7:0] ;
|
assign dport1=access_mode !=`BYTE_ACCESS ? datain[15:8] : datain[7:0];
|
assign dport1=access_mode !=`BYTE_ACCESS ? datain[15:8] : datain[7:0];
|
assign dport2=access_mode==`LONG_ACCESS ? datain[23:16] : datain[7:0];
|
assign dport2=access_mode==`LONG_ACCESS ? datain[23:16] : datain[7:0];
|
assign dport3=access_mode==`LONG_ACCESS ? datain[31:24] :
|
assign dport3=access_mode==`LONG_ACCESS ? datain[31:24] :
|
access_mode==`WORD_ACCESS ? datain[15:8] : datain[7:0];
|
access_mode==`WORD_ACCESS ? datain[15:8] : datain[7:0];
|
|
|
|
|
`ifdef RAM32K
|
`ifdef RAM32K
|
ram8192x8_3 ram0(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[14:2]),
|
ram8192x8_3 ram0(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[14:2]),
|
.data_b(dport0),.address_b(Daddr[14:2]),.wren_b(w0),.clock(clock),
|
.data_b(dport0),.address_b(Daddr[14:2]),.wren_b(w0),.clock(clock),
|
.q_a(a0),.q_b(b0));
|
.q_a(a0),.q_b(b0));
|
|
|
ram8192x8_2 ram1(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[14:2]),
|
ram8192x8_2 ram1(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[14:2]),
|
.data_b(dport1),.address_b(Daddr[14:2]),.wren_b(w1),.clock(clock),
|
.data_b(dport1),.address_b(Daddr[14:2]),.wren_b(w1),.clock(clock),
|
.q_a(a1),.q_b(b1));
|
.q_a(a1),.q_b(b1));
|
|
|
ram8192x8_1 ram2(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[14:2]),
|
ram8192x8_1 ram2(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[14:2]),
|
.data_b(dport2),.address_b(Daddr[14:2]),.wren_b(w2),.clock(clock),
|
.data_b(dport2),.address_b(Daddr[14:2]),.wren_b(w2),.clock(clock),
|
.q_a(a2),.q_b(b2));
|
.q_a(a2),.q_b(b2));
|
|
|
ram8192x8_0 ram3(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[14:2]),
|
ram8192x8_0 ram3(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[14:2]),
|
.data_b(dport3),.address_b(Daddr[14:2]),.wren_b(w3),.clock(clock),
|
.data_b(dport3),.address_b(Daddr[14:2]),.wren_b(w3),.clock(clock),
|
.q_a(a3),.q_b(b3));
|
.q_a(a3),.q_b(b3));
|
|
|
`endif
|
`endif
|
`ifdef RAM16K
|
`ifdef RAM16K
|
`ifdef ALTERA
|
`ifdef ALTERA
|
ram4096x8_3 ram0(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[13:2]),
|
ram4096x8_3 ram0(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[13:2]),
|
.data_b(dport0),.address_b(Daddr[13:2]),.wren_b(w0),.clock(clock),
|
.data_b(dport0),.address_b(Daddr[13:2]),.wren_b(w0),.clock(clock),
|
.q_a(a0),.q_b(b0));
|
.q_a(a0),.q_b(b0));
|
|
|
ram4096x8_2 ram1(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[13:2]),
|
ram4096x8_2 ram1(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[13:2]),
|
.data_b(dport1),.address_b(Daddr[13:2]),.wren_b(w1),.clock(clock),
|
.data_b(dport1),.address_b(Daddr[13:2]),.wren_b(w1),.clock(clock),
|
.q_a(a1),.q_b(b1));
|
.q_a(a1),.q_b(b1));
|
|
|
ram4092x8_1 ram2(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[13:2]),
|
ram4092x8_1 ram2(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[13:2]),
|
.data_b(dport2),.address_b(Daddr[13:2]),.wren_b(w2),.clock(clock),
|
.data_b(dport2),.address_b(Daddr[13:2]),.wren_b(w2),.clock(clock),
|
.q_a(a2),.q_b(b2));
|
.q_a(a2),.q_b(b2));
|
|
|
ram4092x8_0 ram3(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[13:2]),
|
ram4092x8_0 ram3(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[13:2]),
|
.data_b(dport3),.address_b(Daddr[13:2]),.wren_b(w3),.clock(clock),
|
.data_b(dport3),.address_b(Daddr[13:2]),.wren_b(w3),.clock(clock),
|
.q_a(a3),.q_b(b3));
|
.q_a(a3),.q_b(b3));
|
`else
|
`else
|
ram1k3 ram0(.addra(Paddr[13:2]),
|
ram1k3 ram0(.addra(Paddr[13:2]),
|
.dinb(dport0),.addrb(Daddr[13:2]),.web(w0),.clka(clock),.clkb(clock),
|
.dinb(dport0),.addrb(Daddr[13:2]),.web(w0),.clka(clock),.clkb(clock),
|
.douta(a0),.doutb(b0));
|
.douta(a0),.doutb(b0));
|
ram1k2 ram1(.addra(Paddr[13:2]),
|
ram1k2 ram1(.addra(Paddr[13:2]),
|
.dinb(dport1),.addrb(Daddr[13:2]),.web(w1),.clka(clock),.clkb(clock),
|
.dinb(dport1),.addrb(Daddr[13:2]),.web(w1),.clka(clock),.clkb(clock),
|
.douta(a1),.doutb(b1));
|
.douta(a1),.doutb(b1));
|
ram1k1 ram2(.addra(Paddr[13:2]),
|
ram1k1 ram2(.addra(Paddr[13:2]),
|
.dinb(dport2),.addrb(Daddr[13:2]),.web(w2),.clka(clock),.clkb(clock),
|
.dinb(dport2),.addrb(Daddr[13:2]),.web(w2),.clka(clock),.clkb(clock),
|
.douta(a2),.doutb(b2));
|
.douta(a2),.doutb(b2));
|
ram1k0 ram3(.addra(Paddr[13:2]),
|
ram1k0 ram3(.addra(Paddr[13:2]),
|
.dinb(dport3),.addrb(Daddr[13:2]),.web(w3),.clka(clock),.clkb(clock),
|
.dinb(dport3),.addrb(Daddr[13:2]),.web(w3),.clka(clock),.clkb(clock),
|
.douta(a3),.doutb(b3));
|
.douta(a3),.doutb(b3));
|
`endif
|
`endif
|
`endif
|
`endif
|
|
|
`ifdef RAM4K
|
`ifdef RAM4K
|
ram_1k_3 ram0(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[11:2]),
|
ram_1k_3 ram0(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[11:2]),
|
.data_b(dport0),.address_b(Daddr[11:2]),.wren_b(w0),.clock(clock),
|
.data_b(dport0),.address_b(Daddr[11:2]),.wren_b(w0),.clock(clock),
|
.q_a(a0),.q_b(b0));
|
.q_a(a0),.q_b(b0));
|
|
|
ram_1k_2 ram1(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[11:2]),
|
ram_1k_2 ram1(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[11:2]),
|
.data_b(dport1),.address_b(Daddr[11:2]),.wren_b(w1),.clock(clock),
|
.data_b(dport1),.address_b(Daddr[11:2]),.wren_b(w1),.clock(clock),
|
.q_a(a1),.q_b(b1));
|
.q_a(a1),.q_b(b1));
|
|
|
ram_1k_1 ram2(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[11:2]),
|
ram_1k_1 ram2(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[11:2]),
|
.data_b(dport2),.address_b(Daddr[11:2]),.wren_b(w2),.clock(clock),
|
.data_b(dport2),.address_b(Daddr[11:2]),.wren_b(w2),.clock(clock),
|
.q_a(a2),.q_b(b2));
|
.q_a(a2),.q_b(b2));
|
|
|
ram_1k_0 ram3(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[11:2]),
|
ram_1k_0 ram3(.data_a(8'h00),.wren_a(1'b0),.address_a(Paddr[11:2]),
|
.data_b(dport3),.address_b(Daddr[11:2]),.wren_b(w3),.clock(clock),
|
.data_b(dport3),.address_b(Daddr[11:2]),.wren_b(w3),.clock(clock),
|
.q_a(a3),.q_b(b3));
|
.q_a(a3),.q_b(b3));
|
|
|
`endif
|
`endif
|
|
|
wire temp=( access_mode==`BYTE_ACCESS && Daddr[1:0]==2'b00);
|
wire temp=( access_mode==`BYTE_ACCESS && Daddr[1:0]==2'b00);
|
|
|
|
|
assign w3= wren &&
|
assign w3= wren &&
|
( access_mode==`LONG_ACCESS ||
|
( access_mode==`LONG_ACCESS ||
|
( access_mode==`WORD_ACCESS && !Daddr[1] ) ||
|
( access_mode==`WORD_ACCESS && !Daddr[1] ) ||
|
( access_mode==`BYTE_ACCESS && Daddr[1:0]==2'b00));
|
( access_mode==`BYTE_ACCESS && Daddr[1:0]==2'b00));
|
assign w2= wren &&
|
assign w2= wren &&
|
( access_mode==`LONG_ACCESS ||
|
( access_mode==`LONG_ACCESS ||
|
( access_mode==`WORD_ACCESS && !Daddr[1]) ||
|
( access_mode==`WORD_ACCESS && !Daddr[1]) ||
|
( Daddr[1:0]==2'b01));
|
( Daddr[1:0]==2'b01));
|
assign w1= wren &&
|
assign w1= wren &&
|
( access_mode==`LONG_ACCESS ||
|
( access_mode==`LONG_ACCESS ||
|
( access_mode==`WORD_ACCESS && Daddr[1]) ||
|
( access_mode==`WORD_ACCESS && Daddr[1]) ||
|
( Daddr[1:0]==2'b10));
|
( Daddr[1:0]==2'b10));
|
assign w0= wren &&
|
assign w0= wren &&
|
( access_mode==`LONG_ACCESS ||
|
( access_mode==`LONG_ACCESS ||
|
( access_mode==`WORD_ACCESS && Daddr[1]) ||
|
( access_mode==`WORD_ACCESS && Daddr[1]) ||
|
( Daddr[1:0]==2'b11));
|
( Daddr[1:0]==2'b11));
|
|
|
|
|
//IR
|
//IR
|
|
|
`ifdef COMB_MOUT_IR
|
`ifdef COMB_MOUT_IR
|
|
|
always @(*) IR={a3,a2,a1,a0};
|
always @(*) IR={a3,a2,a1,a0};
|
|
|
|
|
`else
|
`else
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_reset) IR <=0;
|
if (sync_reset) IR <=0;
|
else IR <={a3,a2,a1,a0};
|
else IR <={a3,a2,a1,a0};
|
|
|
end
|
end
|
`endif
|
`endif
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (access_modeD==`LONG_ACCESS) begin
|
if (access_modeD==`LONG_ACCESS) begin
|
if(uread_access_reg) begin
|
if(uread_access_reg) begin
|
MOUT <={23'h00_0000,write_busy,uread_port};
|
MOUT <={23'h00_0000,write_busy,uread_port};
|
end else
|
end else
|
MOUT <={b3,b2,b1,b0};
|
MOUT <={b3,b2,b1,b0};
|
|
|
end else if (access_modeD==`WORD_ACCESS) begin
|
end else if (access_modeD==`WORD_ACCESS) begin
|
case (DaddrD[1])
|
case (DaddrD[1])
|
1'b0: if(M_signed) MOUT <={{16{b3[7]}},b3,b2};//Jul.1.2004
|
1'b0: if(M_signed) MOUT <={{16{b3[7]}},b3,b2};//Jul.1.2004
|
else MOUT <={16'h0000,b3,b2};
|
else MOUT <={16'h0000,b3,b2};
|
1'b1: if(M_signed) MOUT <={{16{b1[7]}},b1,b0};//Jul.1.2004
|
1'b1: if(M_signed) MOUT <={{16{b1[7]}},b1,b0};//Jul.1.2004
|
else MOUT <={16'h0000,b1,b0};
|
else MOUT <={16'h0000,b1,b0};
|
endcase
|
endcase
|
end else begin//BYTE ACCESSS
|
end else begin//BYTE ACCESSS
|
case (DaddrD[1:0])
|
case (DaddrD[1:0])
|
2'b00:if(M_signed) MOUT <={{24{b3[7]}},b3};
|
2'b00:if(M_signed) MOUT <={{24{b3[7]}},b3};
|
else MOUT <={16'h0000,8'h00,b3};
|
else MOUT <={16'h0000,8'h00,b3};
|
2'b01:if(M_signed) MOUT <={{24{b2[7]}},b2};
|
2'b01:if(M_signed) MOUT <={{24{b2[7]}},b2};
|
else MOUT <={16'h0000,8'h00,b2};
|
else MOUT <={16'h0000,8'h00,b2};
|
2'b10:if(M_signed) MOUT <={{24{b1[7]}},b1};
|
2'b10:if(M_signed) MOUT <={{24{b1[7]}},b1};
|
else MOUT <={16'h0000,8'h00,b1};
|
else MOUT <={16'h0000,8'h00,b1};
|
2'b11:if(M_signed) MOUT <={{24{b0[7]}},b0};
|
2'b11:if(M_signed) MOUT <={{24{b0[7]}},b0};
|
else MOUT <={16'h0000,8'h00,b0};
|
else MOUT <={16'h0000,8'h00,b0};
|
endcase
|
endcase
|
end
|
end
|
end
|
end
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
access_modeD<=access_mode;
|
access_modeD<=access_mode;
|
DaddrD<=Daddr;
|
DaddrD<=Daddr;
|
uread_access_reg<=uread_port_access;//Jul.7.2004
|
uread_access_reg<=uread_port_access;//Jul.7.2004
|
end
|
end
|
endmodule
|
endmodule
|
|
|
</PRE>
|
</PRE>
|
</TH>
|
</TH>
|
</TR>
|
</TR>
|
</TBODY>
|
</TBODY>
|
</TABLE>
|
</TABLE>
|
<P><B>2.2.5 Decode</B>r</P>
|
<P><B>2.2.5 Decode</B>r</P>
|
<P>Includes disassembler for debug use.<BR>
|
<P>Includes disassembler for debug use.<BR>
|
$sprintf is the same as $sformat in Verilog-2001.</P>
|
$sprintf is the same as $sformat in Verilog-2001.</P>
|
<TABLE border="1">
|
<TABLE border="1">
|
<TBODY>
|
<TBODY>
|
<TR>
|
<TR>
|
<TH width="28" height="14" align="left">
|
<TH width="28" height="14" align="left">
|
<PRE>//Jun.28.2004
|
<PRE>//Jun.28.2004
|
//Jun.30.2004 jump bug fix
|
//Jun.30.2004 jump bug fix
|
//Jul.11.2004 target special zero
|
//Jul.11.2004 target special zero
|
//Jan.20.2005 apply @*
|
//Jan.20.2005 apply @*
|
`include "define.h"
|
`include "define.h"
|
//`define ALTERA
|
//`define ALTERA
|
module decoder(clock,sync_reset,MWriteD1,RegWriteD2,A_Right_SELD1,RF_inputD2,
|
module decoder(clock,sync_reset,MWriteD1,RegWriteD2,A_Right_SELD1,RF_inputD2,
|
RF_input_addr,M_signD1,M_signD2,M_access_modeD1,M_access_modeD2,
|
RF_input_addr,M_signD1,M_signD2,M_access_modeD1,M_access_modeD2,
|
ALU_FuncD2,Shift_FuncD2,source_addrD1,target_addrD1,IMMD2,
|
ALU_FuncD2,Shift_FuncD2,source_addrD1,target_addrD1,IMMD2,
|
source_addrD2,target_addrD2,Shift_amountD2,PC_commandD1,IMMD1,IRD1,takenD3,takenD2,beqQ,bneQ,blezQ,bgtzQ,
|
source_addrD2,target_addrD2,Shift_amountD2,PC_commandD1,IMMD1,IRD1,takenD3,takenD2,beqQ,bneQ,blezQ,bgtzQ,
|
DAddress,PC,memory_indata,MOUT,IMM,branchQQ,jumpQ,int_req,clear_int,int_address,
|
DAddress,PC,memory_indata,MOUT,IMM,branchQQ,jumpQ,int_req,clear_int,int_address,
|
A_Left_SELD1,RRegSelD1,MWriteD2,NOP_Signal,mul_alu_selD2,mul_div_funcD2,
|
A_Left_SELD1,RRegSelD1,MWriteD2,NOP_Signal,mul_alu_selD2,mul_div_funcD2,
|
pause_out,control_state,Shift_Amount_selD2,uread_port,int_stateD1,bgezQ,bltzQ,write_busy);
|
pause_out,control_state,Shift_Amount_selD2,uread_port,int_stateD1,bgezQ,bltzQ,write_busy);
|
|
|
input clock,sync_reset;
|
input clock,sync_reset;
|
input takenD3,takenD2;
|
input takenD3,takenD2;
|
output MWriteD1,RegWriteD2;
|
output MWriteD1,RegWriteD2;
|
output [1:0] A_Right_SELD1;
|
output [1:0] A_Right_SELD1;
|
output [1:0] RF_inputD2;
|
output [1:0] RF_inputD2;
|
output M_signD1,M_signD2;
|
output M_signD1,M_signD2;
|
output [1:0] M_access_modeD1,M_access_modeD2;
|
output [1:0] M_access_modeD1,M_access_modeD2;
|
output [3:0] ALU_FuncD2;
|
output [3:0] ALU_FuncD2;
|
output [1:0] Shift_FuncD2;
|
output [1:0] Shift_FuncD2;
|
output [25:0] IMMD2,IMMD1;
|
output [25:0] IMMD2,IMMD1;
|
output [4:0] source_addrD2,target_addrD2;
|
output [4:0] source_addrD2,target_addrD2;
|
output [4:0] source_addrD1,target_addrD1,Shift_amountD2;
|
output [4:0] source_addrD1,target_addrD1,Shift_amountD2;
|
output [4:0] RF_input_addr;
|
output [4:0] RF_input_addr;
|
output [2:0] PC_commandD1;
|
output [2:0] PC_commandD1;
|
output [31:0] IRD1;
|
output [31:0] IRD1;
|
output beqQ,bneQ,blezQ,bgtzQ;
|
output beqQ,bneQ,blezQ,bgtzQ;
|
output bgezQ,bltzQ;
|
output bgezQ,bltzQ;
|
input [7:0] uread_port;
|
input [7:0] uread_port;
|
output int_stateD1;
|
output int_stateD1;
|
input write_busy;//Apr.2.2005
|
input write_busy;//Apr.2.2005
|
|
|
`ifdef RAM4K
|
`ifdef RAM4K
|
input [11:0] DAddress,PC;
|
input [11:0] DAddress,PC;
|
input [11:0] int_address;
|
input [11:0] int_address;
|
`else
|
`else
|
input [25:0] DAddress,PC;
|
input [25:0] DAddress,PC;
|
input [25:0] int_address;
|
input [25:0] int_address;
|
`endif
|
`endif
|
|
|
|
|
input [31:0] memory_indata;
|
input [31:0] memory_indata;
|
output [31:0] MOUT;
|
output [31:0] MOUT;
|
output [25:0] IMM;
|
output [25:0] IMM;
|
output branchQQ,jumpQ;
|
output branchQQ,jumpQ;
|
input int_req;
|
input int_req;
|
output clear_int;
|
output clear_int;
|
|
|
output A_Left_SELD1;
|
output A_Left_SELD1;
|
output [1:0] RRegSelD1;
|
output [1:0] RRegSelD1;
|
output MWriteD2;
|
output MWriteD2;
|
output NOP_Signal;
|
output NOP_Signal;
|
output [1:0] mul_alu_selD2;
|
output [1:0] mul_alu_selD2;
|
output [3:0] mul_div_funcD2;
|
output [3:0] mul_div_funcD2;
|
input pause_out;
|
input pause_out;
|
output [7:0] control_state;
|
output [7:0] control_state;
|
output Shift_Amount_selD2;
|
output Shift_Amount_selD2;
|
//For Debug Use
|
//For Debug Use
|
localparam [4:0] zero_=0,
|
localparam [4:0] zero_=0,
|
at_=1,
|
at_=1,
|
v0_=2,
|
v0_=2,
|
v1_=3,
|
v1_=3,
|
a0_=4,
|
a0_=4,
|
a1_=5,
|
a1_=5,
|
a2_=6,
|
a2_=6,
|
a3_=7,
|
a3_=7,
|
t0_=8, t1_=9,t2_=10,t3_=11,t4_=12,t5_=13,t6_=14,t7_=15,
|
t0_=8, t1_=9,t2_=10,t3_=11,t4_=12,t5_=13,t6_=14,t7_=15,
|
s0_=16,s1_=17,s2_=18,s3_=19,s4_=20,s5_=21,s6_=22,s7_=23,t8_=24,t9_=25,
|
s0_=16,s1_=17,s2_=18,s3_=19,s4_=20,s5_=21,s6_=22,s7_=23,t8_=24,t9_=25,
|
k0_=26,k1_=27,gp_=28,sp_=29,s8_=30,ra_=31;
|
k0_=26,k1_=27,gp_=28,sp_=29,s8_=30,ra_=31;
|
|
|
|
|
//regsiters
|
//regsiters
|
reg [31:0] IRD1;
|
reg [31:0] IRD1;
|
reg [31:0] IRD2;
|
reg [31:0] IRD2;
|
reg [1:0] RF_input_addr_selD1;
|
reg [1:0] RF_input_addr_selD1;
|
reg [4:0] RF_input_addr;
|
reg [4:0] RF_input_addr;
|
reg [1:0] Shift_FuncD1,Shift_FuncD2;
|
reg [1:0] Shift_FuncD1,Shift_FuncD2;
|
reg [3:0] ALU_FuncD2;
|
reg [3:0] ALU_FuncD2;
|
reg [1:0] A_Right_SELD1;
|
reg [1:0] A_Right_SELD1;
|
reg [1:0] RF_inputD2,RF_inputD1;
|
reg [1:0] RF_inputD2,RF_inputD1;
|
reg [1:0] M_access_modeD1,M_access_modeD2;
|
reg [1:0] M_access_modeD1,M_access_modeD2;
|
reg M_signD1,M_signD2;
|
reg M_signD1,M_signD2;
|
|
|
reg MWriteD1,RegWriteD2,RegWriteD1,MWriteD2;
|
reg MWriteD1,RegWriteD2,RegWriteD1,MWriteD2;
|
reg [2:0] PC_commandD1;
|
reg [2:0] PC_commandD1;
|
reg beqQ,bneQ,blezQ,bgtzQ;
|
reg beqQ,bneQ,blezQ,bgtzQ;
|
reg bltzQ,bgezQ;//Jul.11.2004
|
reg bltzQ,bgezQ;//Jul.11.2004
|
reg branchQ,branchQQ,jumpQ;
|
reg branchQ,branchQQ,jumpQ;
|
reg [7:0] control_state;
|
reg [7:0] control_state;
|
reg sync_resetD1;
|
reg sync_resetD1;
|
reg [31:0] memory_indataD2;
|
reg [31:0] memory_indataD2;
|
reg A_Left_SELD1;
|
reg A_Left_SELD1;
|
reg [1:0] RRegSelD1;
|
reg [1:0] RRegSelD1;
|
reg takenD4,takenD5;
|
reg takenD4,takenD5;
|
reg nop_bit;
|
reg nop_bit;
|
reg [1:0] mul_alu_selD2;
|
reg [1:0] mul_alu_selD2;
|
reg mul_div_funcD1;
|
reg mul_div_funcD1;
|
reg div_mode_ff;
|
reg div_mode_ff;
|
reg [3:0] mul_div_funcD2;
|
reg [3:0] mul_div_funcD2;
|
reg excuting_flag;
|
reg excuting_flag;
|
reg excuting_flagD,excuting_flagDD;
|
reg excuting_flagD,excuting_flagDD;
|
reg Shift_Amount_selD2;
|
reg Shift_Amount_selD2;
|
reg int_seqD1;
|
reg int_seqD1;
|
//wires
|
//wires
|
wire [31:0] IR;
|
wire [31:0] IR;
|
|
|
wire [5:0] opecode=IR[31:26];
|
wire [5:0] opecode=IR[31:26];
|
wire [5:0] opecodeD1=IRD1[31:26];
|
wire [5:0] opecodeD1=IRD1[31:26];
|
wire [5:0] opefuncD1=IRD1[5:0];
|
wire [5:0] opefuncD1=IRD1[5:0];
|
wire [5:0] opefunc=IR[5:0];
|
wire [5:0] opefunc=IR[5:0];
|
wire [4:0] destination_addrD1;//Apr.8.2005
|
wire [4:0] destination_addrD1;//Apr.8.2005
|
|
|
wire NOP_Signal;
|
wire NOP_Signal;
|
wire finish_operation;
|
wire finish_operation;
|
|
|
|
|
|
|
assign int_stateD1=control_state==5;
|
assign int_stateD1=control_state==5;
|
|
|
assign IMMD2=IRD2[25:0];
|
assign IMMD2=IRD2[25:0];
|
assign IMMD1=IRD1[25:0];
|
assign IMMD1=IRD1[25:0];
|
assign source_addrD2=IRD2[25:21];
|
assign source_addrD2=IRD2[25:21];
|
assign target_addrD2=IRD2[20:16];
|
assign target_addrD2=IRD2[20:16];
|
assign source_addrD1=IRD1[25:21];
|
assign source_addrD1=IRD1[25:21];
|
assign target_addrD1=IRD1[20:16];
|
assign target_addrD1=IRD1[20:16];
|
assign destination_addrD1=IRD1[15:11];
|
assign destination_addrD1=IRD1[15:11];
|
assign Shift_amountD2=IRD2[10:6];
|
assign Shift_amountD2=IRD2[10:6];
|
assign IMM=IR[25:0];
|
assign IMM=IR[25:0];
|
|
|
`ifdef Veritak //Disassenblar
|
`ifdef Veritak //Disassenblar
|
reg [30*8:1] inst;
|
reg [30*8:1] inst;
|
wire [5:0] op=IR[31:26];
|
wire [5:0] op=IR[31:26];
|
wire [25:0] bra=PC+{{10{IR[15]}},IR[15:0]}*4;//+4;
|
wire [25:0] bra=PC+{{10{IR[15]}},IR[15:0]}*4;//+4;
|
wire [4:0] rs=IR[25:21];
|
wire [4:0] rs=IR[25:21];
|
wire [4:0] rt=IR[20:16];
|
wire [4:0] rt=IR[20:16];
|
wire [4:0] rd=IR[15:11];
|
wire [4:0] rd=IR[15:11];
|
wire [4:0] sh=IR[10:6];
|
wire [4:0] sh=IR[10:6];
|
reg [5*8:1] reg_name="abcd";
|
reg [5*8:1] reg_name="abcd";
|
|
|
reg [30*8:1] instD1,instD2;
|
reg [30*8:1] instD1,instD2;
|
|
|
function [4*8:1] get_reg_name;
|
function [4*8:1] get_reg_name;
|
input [4:0] field;
|
input [4:0] field;
|
begin
|
begin
|
case (field)
|
case (field)
|
0: get_reg_name="$z0";
|
0: get_reg_name="$z0";
|
1: get_reg_name="$at";
|
1: get_reg_name="$at";
|
2: get_reg_name="$v0";
|
2: get_reg_name="$v0";
|
3: get_reg_name="$v1";
|
3: get_reg_name="$v1";
|
4: get_reg_name="$a0";
|
4: get_reg_name="$a0";
|
5: get_reg_name="$a1";
|
5: get_reg_name="$a1";
|
6: get_reg_name="$a2";
|
6: get_reg_name="$a2";
|
7: get_reg_name="$a3";
|
7: get_reg_name="$a3";
|
8,9,10,11,12,13,14,15:
|
8,9,10,11,12,13,14,15:
|
$sprintf(get_reg_name,"$t%1d",field-8);
|
$sprintf(get_reg_name,"$t%1d",field-8);
|
16,17,18,19,20,21,22,23,24,25: $sprintf(get_reg_name,"$s%1d",field-16);
|
16,17,18,19,20,21,22,23,24,25: $sprintf(get_reg_name,"$s%1d",field-16);
|
26:get_reg_name="$k0";
|
26:get_reg_name="$k0";
|
27:get_reg_name="$k1";
|
27:get_reg_name="$k1";
|
28:get_reg_name="$gp";
|
28:get_reg_name="$gp";
|
29:get_reg_name="$sp";
|
29:get_reg_name="$sp";
|
30:get_reg_name="$s8";
|
30:get_reg_name="$s8";
|
31:get_reg_name="$ra";
|
31:get_reg_name="$ra";
|
endcase
|
endcase
|
end
|
end
|
endfunction
|
endfunction
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
instD1<=inst;
|
instD1<=inst;
|
instD2<=instD1;
|
instD2<=instD1;
|
end
|
end
|
|
|
always @*begin:sprintf //Jan.20.2005 @ (IR,op,bra,rs,rt,rd,sh) begin :sprintf
|
always @*begin:sprintf //Jan.20.2005 @ (IR,op,bra,rs,rt,rd,sh) begin :sprintf
|
reg [4*8:1] rdn;//Mar.15.2005 =get_reg_name(rd);//
|
reg [4*8:1] rdn;//Mar.15.2005 =get_reg_name(rd);//
|
reg [4*8:1] rsn;//Mar.15.2005=get_reg_name(rs);
|
reg [4*8:1] rsn;//Mar.15.2005=get_reg_name(rs);
|
reg [4*8:1] rtn;//Mar.15.2005 =get_reg_name(rt);
|
reg [4*8:1] rtn;//Mar.15.2005 =get_reg_name(rt);
|
rdn=get_reg_name(rd);
|
rdn=get_reg_name(rd);
|
rsn=get_reg_name(rs);
|
rsn=get_reg_name(rs);
|
rtn=get_reg_name(rt);
|
rtn=get_reg_name(rt);
|
case (op)
|
case (op)
|
0:
|
0:
|
case (IR[5:0])
|
case (IR[5:0])
|
0: if (rd==0 && rt==0 && rs==0 ) $sprintf(inst,"nop");
|
0: if (rd==0 && rt==0 && rs==0 ) $sprintf(inst,"nop");
|
else $sprintf(inst,"sll %s,%s,%2d\n",rdn,rtn,sh);
|
else $sprintf(inst,"sll %s,%s,%2d\n",rdn,rtn,sh);
|
2:
|
2:
|
$sprintf(inst," srl %s,%s,%2d\n",rdn,rtn,sh);
|
$sprintf(inst," srl %s,%s,%2d\n",rdn,rtn,sh);
|
|
|
3:
|
3:
|
$sprintf(inst," sra %s,%s,%2d\n",rdn,rtn,sh);
|
$sprintf(inst," sra %s,%s,%2d\n",rdn,rtn,sh);
|
|
|
4:
|
4:
|
$sprintf(inst," sllv %s,%s,%s\n",rdn,rtn,rsn);
|
$sprintf(inst," sllv %s,%s,%s\n",rdn,rtn,rsn);
|
|
|
6:
|
6:
|
$sprintf(inst," srlv %s,%s,%s\n",rdn,rtn,rsn);
|
$sprintf(inst," srlv %s,%s,%s\n",rdn,rtn,rsn);
|
|
|
7:
|
7:
|
$sprintf(inst," srav %s,%s,%s\n",rdn,rtn,rsn);
|
$sprintf(inst," srav %s,%s,%s\n",rdn,rtn,rsn);
|
|
|
8:
|
8:
|
$sprintf(inst," jr %s\n",rsn);
|
$sprintf(inst," jr %s\n",rsn);
|
|
|
9:
|
9:
|
$sprintf(inst," jalr %s\n",rsn);
|
$sprintf(inst," jalr %s\n",rsn);
|
|
|
12:
|
12:
|
$sprintf(inst," syscall\n");
|
$sprintf(inst," syscall\n");
|
|
|
13:
|
13:
|
$sprintf(inst," break");
|
$sprintf(inst," break");
|
|
|
16:
|
16:
|
$sprintf(inst," mfhi %s\n",rdn);
|
$sprintf(inst," mfhi %s\n",rdn);
|
|
|
17:
|
17:
|
$sprintf(inst," mthi %s\n",rsn);
|
$sprintf(inst," mthi %s\n",rsn);
|
|
|
18:
|
18:
|
$sprintf(inst," mflo %s\n",rdn);
|
$sprintf(inst," mflo %s\n",rdn);
|
|
|
19:
|
19:
|
$sprintf(inst," mtlo %s\n",rsn);
|
$sprintf(inst," mtlo %s\n",rsn);
|
|
|
24:
|
24:
|
$sprintf(inst," mult %s,%s\n",rsn,rtn);
|
$sprintf(inst," mult %s,%s\n",rsn,rtn);
|
|
|
25:
|
25:
|
$sprintf(inst," multu %s,%s\n",rsn,rtn);
|
$sprintf(inst," multu %s,%s\n",rsn,rtn);
|
|
|
26:
|
26:
|
$sprintf(inst," div %s,%s\n",rsn,rtn);
|
$sprintf(inst," div %s,%s\n",rsn,rtn);
|
|
|
27:
|
27:
|
$sprintf(inst," divu %s,%s\n",rsn,rtn);
|
$sprintf(inst," divu %s,%s\n",rsn,rtn);
|
|
|
32:
|
32:
|
|
|
$sprintf(inst," add %s,%s,%s",rdn,rsn,rtn);
|
$sprintf(inst," add %s,%s,%s",rdn,rsn,rtn);
|
|
|
33:
|
33:
|
if(rt==0)
|
if(rt==0)
|
$sprintf(inst," move %s,%s\n",rdn,rsn);
|
$sprintf(inst," move %s,%s\n",rdn,rsn);
|
else
|
else
|
$sprintf(inst," addu %s,%s,%s\n",rdn,rsn,rtn);
|
$sprintf(inst," addu %s,%s,%s\n",rdn,rsn,rtn);
|
|
|
34:
|
34:
|
$sprintf(inst," sub %s,%s,%s\n",rdn,rsn,rtn);
|
$sprintf(inst," sub %s,%s,%s\n",rdn,rsn,rtn);
|
|
|
35:
|
35:
|
$sprintf(inst," subu %s,%s,%s\n",rdn,rsn,rtn);
|
$sprintf(inst," subu %s,%s,%s\n",rdn,rsn,rtn);
|
|
|
36:
|
36:
|
$sprintf(inst," and %s,%s,%s\n",rdn,rsn,rtn);
|
$sprintf(inst," and %s,%s,%s\n",rdn,rsn,rtn);
|
|
|
37:
|
37:
|
if(rt==0)
|
if(rt==0)
|
$sprintf(inst," move %s,%s\n",rdn,rsn);
|
$sprintf(inst," move %s,%s\n",rdn,rsn);
|
else
|
else
|
$sprintf(inst," or %s,%s,%s\n",rdn,rsn,rtn);
|
$sprintf(inst," or %s,%s,%s\n",rdn,rsn,rtn);
|
|
|
38:
|
38:
|
$sprintf(inst," xor %s,%s,%s\n",rdn,rsn,rtn);
|
$sprintf(inst," xor %s,%s,%s\n",rdn,rsn,rtn);
|
|
|
39:
|
39:
|
$sprintf(inst," nor %s,%s,%s\n",rdn,rsn,rtn);
|
$sprintf(inst," nor %s,%s,%s\n",rdn,rsn,rtn);
|
|
|
42:
|
42:
|
$sprintf(inst," slt %s,%s,%s\n",rdn,rsn,rtn);
|
$sprintf(inst," slt %s,%s,%s\n",rdn,rsn,rtn);
|
|
|
43:
|
43:
|
$sprintf(inst," sltu %s,%s,%s\n",rdn,rsn,rtn);
|
$sprintf(inst," sltu %s,%s,%s\n",rdn,rsn,rtn);
|
|
|
default:
|
default:
|
$sprintf(inst,"Unknown Func. %08h\n",IR);
|
$sprintf(inst,"Unknown Func. %08h\n",IR);
|
|
|
|
|
|
|
|
|
endcase
|
endcase
|
1:
|
1:
|
case (IR[20:16])
|
case (IR[20:16])
|
0:
|
0:
|
$sprintf(inst," bltz %s,$%08h\n",rsn,bra);
|
$sprintf(inst," bltz %s,$%08h\n",rsn,bra);
|
|
|
1:
|
1:
|
$sprintf(inst," bgez %s,$%08h\n",rsn,bra);
|
$sprintf(inst," bgez %s,$%08h\n",rsn,bra);
|
|
|
16:
|
16:
|
$sprintf(inst," bltzal %s,$%08h\n",rsn,bra);
|
$sprintf(inst," bltzal %s,$%08h\n",rsn,bra);
|
|
|
17:
|
17:
|
$sprintf(inst," bgezal %s,$%08h\n",rsn,bra);
|
$sprintf(inst," bgezal %s,$%08h\n",rsn,bra);
|
|
|
default:
|
default:
|
$sprintf(inst,"Unknown1 %08h\n",IR);
|
$sprintf(inst,"Unknown1 %08h\n",IR);
|
|
|
endcase
|
endcase
|
|
|
2:
|
2:
|
$sprintf(inst," j $%08h\n",((IR*4)&32'h0ffffffc)+(PC&32'hf0000000));
|
$sprintf(inst," j $%08h\n",((IR*4)&32'h0ffffffc)+(PC&32'hf0000000));
|
|
|
3:
|
3:
|
$sprintf(inst," jal $%08h\n",((IR*4)&32'h0ffffffc)+(PC&32'hf0000000));
|
$sprintf(inst," jal $%08h\n",((IR*4)&32'h0ffffffc)+(PC&32'hf0000000));
|
|
|
4:
|
4:
|
if(rs==0 && rt==0)
|
if(rs==0 && rt==0)
|
$sprintf(inst," bra $%08h\n",bra);
|
$sprintf(inst," bra $%08h\n",bra);
|
else
|
else
|
$sprintf(inst," beq %s,%s,$%08h\n",rsn,rtn,bra);
|
$sprintf(inst," beq %s,%s,$%08h\n",rsn,rtn,bra);
|
|
|
5:
|
5:
|
$sprintf(inst," bne %s,%s,$%08h\n",rsn,rtn,bra);
|
$sprintf(inst," bne %s,%s,$%08h\n",rsn,rtn,bra);
|
|
|
6:
|
6:
|
$sprintf(inst," blez %s,$%08h\n",rsn,bra);
|
$sprintf(inst," blez %s,$%08h\n",rsn,bra);
|
|
|
7:
|
7:
|
$sprintf(inst," bgtz %s,$%08h\n",rsn,bra);
|
$sprintf(inst," bgtz %s,$%08h\n",rsn,bra);
|
|
|
8:
|
8:
|
$sprintf(inst," addi %s,%s,#$%04h\n",rtn,rsn,IR[15:0]);
|
$sprintf(inst," addi %s,%s,#$%04h\n",rtn,rsn,IR[15:0]);
|
|
|
9:
|
9:
|
if(rs==0)
|
if(rs==0)
|
$sprintf(inst," li %s,#$%08h\n",rtn,IR[15:0]);
|
$sprintf(inst," li %s,#$%08h\n",rtn,IR[15:0]);
|
else
|
else
|
$sprintf(inst," addiu %s,%s,#$%04h\n",rtn,rsn,IR[15:0]);
|
$sprintf(inst," addiu %s,%s,#$%04h\n",rtn,rsn,IR[15:0]);
|
|
|
10:
|
10:
|
$sprintf(inst," slti %s,%s,#$%04h\n",rtn,rsn,IR[15:0]);
|
$sprintf(inst," slti %s,%s,#$%04h\n",rtn,rsn,IR[15:0]);
|
|
|
11:
|
11:
|
$sprintf(inst," sltiu %s,%s,#$%04h\n",rtn,rsn,IR[15:0]);
|
$sprintf(inst," sltiu %s,%s,#$%04h\n",rtn,rsn,IR[15:0]);
|
|
|
12:
|
12:
|
$sprintf(inst," andi %s,%s,#$%04h\n",rtn,rsn,IR[15:0]);
|
$sprintf(inst," andi %s,%s,#$%04h\n",rtn,rsn,IR[15:0]);
|
|
|
13:
|
13:
|
if(rs==0)
|
if(rs==0)
|
$sprintf(inst," li %s,#$%08h\n",rtn,IR[15:0]);
|
$sprintf(inst," li %s,#$%08h\n",rtn,IR[15:0]);
|
else
|
else
|
$sprintf(inst," ori %s,%s,#$%04h\n",rtn,rsn,IR[15:0]);
|
$sprintf(inst," ori %s,%s,#$%04h\n",rtn,rsn,IR[15:0]);
|
|
|
14:
|
14:
|
$sprintf(inst," xori %s,%s,#$%04h\n",rtn,rsn,IR[15:0]);
|
$sprintf(inst," xori %s,%s,#$%04h\n",rtn,rsn,IR[15:0]);
|
|
|
15://load upper immediate
|
15://load upper immediate
|
|
|
$sprintf(inst," lui %s,#$%04h",rtn,IR[15:0]);
|
$sprintf(inst," lui %s,#$%04h",rtn,IR[15:0]);
|
|
|
16, 17, 18, 19: begin
|
16, 17, 18, 19: begin
|
if(rs>=16)
|
if(rs>=16)
|
$sprintf(inst," cop%d $%08h\n",op&3,IR[25:0]);
|
$sprintf(inst," cop%d $%08h\n",op&3,IR[25:0]);
|
else
|
else
|
case(rsn)
|
case(rsn)
|
0:
|
0:
|
$sprintf(inst," mfc%d %s,%s\n",op&3,rtn,rdn);
|
$sprintf(inst," mfc%d %s,%s\n",op&3,rtn,rdn);
|
|
|
2:
|
2:
|
$sprintf(inst," cfc%d %s,%s\n",op&3,rtn,rdn);
|
$sprintf(inst," cfc%d %s,%s\n",op&3,rtn,rdn);
|
|
|
4:
|
4:
|
$sprintf(inst," mtc%d %s,%s\n",op&3,rtn,rdn);
|
$sprintf(inst," mtc%d %s,%s\n",op&3,rtn,rdn);
|
|
|
6:
|
6:
|
$sprintf(inst," ctc%d %s,%s\n",op&3,rtn,rdn);
|
$sprintf(inst," ctc%d %s,%s\n",op&3,rtn,rdn);
|
|
|
8, 12:
|
8, 12:
|
if(rt&1)
|
if(rt&1)
|
$sprintf(inst," bc%dt %d,%08h\n",op&3,rs*32+rt,bra);
|
$sprintf(inst," bc%dt %d,%08h\n",op&3,rs*32+rt,bra);
|
else
|
else
|
$sprintf(inst," bc%df %d,%08h\n",op&3,rs*32+rt,bra);
|
$sprintf(inst," bc%df %d,%08h\n",op&3,rs*32+rt,bra);
|
|
|
|
|
default:
|
default:
|
$sprintf(inst,"Unknown16 %08h\n",IR);
|
$sprintf(inst,"Unknown16 %08h\n",IR);
|
endcase
|
endcase
|
end
|
end
|
32:
|
32:
|
$sprintf(inst," lb %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
$sprintf(inst," lb %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
|
|
33:
|
33:
|
$sprintf(inst," lh %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
$sprintf(inst," lh %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
|
|
34:
|
34:
|
$sprintf(inst," lwl %s,$%04h(%s)\n",IR[15:0],rsn);
|
$sprintf(inst," lwl %s,$%04h(%s)\n",IR[15:0],rsn);
|
|
|
35:
|
35:
|
$sprintf(inst," lw %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
$sprintf(inst," lw %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
|
|
36:
|
36:
|
$sprintf(inst," lbu %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
$sprintf(inst," lbu %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
|
|
37:
|
37:
|
$sprintf(inst," lhu %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
$sprintf(inst," lhu %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
|
|
38:
|
38:
|
$sprintf(inst," lwr %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
$sprintf(inst," lwr %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
|
|
40:
|
40:
|
$sprintf(inst," sb %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
$sprintf(inst," sb %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
|
|
41:
|
41:
|
$sprintf(inst," sh %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
$sprintf(inst," sh %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
|
|
42:
|
42:
|
$sprintf(inst," swl %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
$sprintf(inst," swl %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
|
|
43:
|
43:
|
$sprintf(inst," sw %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
$sprintf(inst," sw %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
|
|
46:
|
46:
|
$sprintf(inst," swr %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
$sprintf(inst," swr %s,$%04h(%s)\n",rtn,IR[15:0],rsn);
|
|
|
48, 49, 50, 51:
|
48, 49, 50, 51:
|
$sprintf(inst," lwc%d %s,$%04h(%s)\n",op&3,rtn,IR[15:0],rsn);
|
$sprintf(inst," lwc%d %s,$%04h(%s)\n",op&3,rtn,IR[15:0],rsn);
|
|
|
56, 57, 58, 59:
|
56, 57, 58, 59:
|
$sprintf(inst," swc%d %s,$%04h(%s)\n",op&3,rtn,IR[15:0],rsn);
|
$sprintf(inst," swc%d %s,$%04h(%s)\n",op&3,rtn,IR[15:0],rsn);
|
|
|
default:
|
default:
|
$sprintf(inst,"UnknownOp %08h\n",IR);
|
$sprintf(inst,"UnknownOp %08h\n",IR);
|
|
|
|
|
|
|
|
|
endcase
|
endcase
|
end
|
end
|
|
|
|
|
`endif
|
`endif
|
//
|
//
|
always @ (posedge clock) sync_resetD1 <=sync_reset;
|
always @ (posedge clock) sync_resetD1 <=sync_reset;
|
|
|
|
|
//IRD1
|
//IRD1
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (sync_resetD1) IRD1 <=32'h00;
|
if (sync_resetD1) IRD1 <=32'h00;
|
else if ((control_state[5:0]==6'b00_0000 && int_req) ) IRD1<=int_address>>2;
|
else if ((control_state[5:0]==6'b00_0000 && int_req) ) IRD1<=int_address>>2;
|
else if (opecode==6'b000_001) IRD1<={IR[31:21],5'b00000,IR[15:0]};//Jul.11.2004 target ‚ªSpecial zero
|
else if (opecode==6'b000_001) IRD1<={IR[31:21],5'b00000,IR[15:0]};//Jul.11.2004 target ‚ªSpecial zero
|
else IRD1 <=IR;
|
else IRD1 <=IR;
|
end
|
end
|
|
|
//IRD2
|
//IRD2
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
IRD2 <=IRD1;
|
IRD2 <=IRD1;
|
end
|
end
|
|
|
//RF_input_addr [4:0]
|
//RF_input_addr [4:0]
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
case (RF_input_addr_selD1)
|
case (RF_input_addr_selD1)
|
`RF_Ert_sel: RF_input_addr <=target_addrD1;
|
`RF_Ert_sel: RF_input_addr <=target_addrD1;
|
`RF_Erd_sel: RF_input_addr <=destination_addrD1;
|
`RF_Erd_sel: RF_input_addr <=destination_addrD1;
|
`RF_R15_SEL: RF_input_addr <=`Last_Reg;
|
`RF_R15_SEL: RF_input_addr <=`Last_Reg;
|
`RF_INTR_SEL:RF_input_addr <=`Intr_Reg;
|
`RF_INTR_SEL:RF_input_addr <=`Intr_Reg;
|
default : RF_input_addr <=target_addrD1;
|
default : RF_input_addr <=target_addrD1;
|
endcase
|
endcase
|
end
|
end
|
|
|
//int_seqD1
|
//int_seqD1
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_reset) int_seqD1<=0;
|
if (sync_reset) int_seqD1<=0;
|
else int_seqD1<=control_state[5:0]==6'b00_0000 && int_req;
|
else int_seqD1<=control_state[5:0]==6'b00_0000 && int_req;
|
|
|
end
|
end
|
|
|
|
|
// [1:0] Shift_FuncD1,Shift_FuncD2;
|
// [1:0] Shift_FuncD1,Shift_FuncD2;
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
Shift_FuncD2<=Shift_FuncD1;
|
Shift_FuncD2<=Shift_FuncD1;
|
end
|
end
|
|
|
// [3:0] ALU_FuncD1,ALU_FuncD2;
|
// [3:0] ALU_FuncD1,ALU_FuncD2;
|
|
|
|
|
|
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
M_access_modeD2<=M_access_modeD1;
|
M_access_modeD2<=M_access_modeD1;
|
end
|
end
|
|
|
//M_signD1,M_signD2;
|
//M_signD1,M_signD2;
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
M_signD2<=M_signD1;
|
M_signD2<=M_signD1;
|
end
|
end
|
|
|
//takenD4
|
//takenD4
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (sync_resetD1) takenD4<=1'b0;
|
if (sync_resetD1) takenD4<=1'b0;
|
else if (NOP_Signal) takenD4<=1'b0;//TRY
|
else if (NOP_Signal) takenD4<=1'b0;//TRY
|
else takenD4<=takenD3;
|
else takenD4<=takenD3;
|
end
|
end
|
//takenD5
|
//takenD5
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (sync_resetD1) takenD5<=1'b0;
|
if (sync_resetD1) takenD5<=1'b0;
|
else takenD5<=takenD4;
|
else takenD5<=takenD4;
|
end
|
end
|
//RegWriteD2,RegWriteD1;
|
//RegWriteD2,RegWriteD1;
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (sync_resetD1) begin
|
if (sync_resetD1) begin
|
RegWriteD2<=1'b0;
|
RegWriteD2<=1'b0;
|
end else if (takenD4 ||takenD5 || NOP_Signal ) RegWriteD2<=1'b0;//NOP
|
end else if (takenD4 ||takenD5 || NOP_Signal ) RegWriteD2<=1'b0;//NOP
|
else RegWriteD2<=RegWriteD1;
|
else RegWriteD2<=RegWriteD1;
|
|
|
end
|
end
|
|
|
|
|
|
|
|
|
//Combination logics
|
//Combination logics
|
//RegWrite;
|
//RegWrite;
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (sync_resetD1) RegWriteD1<=1'b0;
|
if (sync_resetD1) RegWriteD1<=1'b0;
|
else if (control_state[5:0]==6'b00_0000 && int_req) RegWriteD1<=1'b1;
|
else if (control_state[5:0]==6'b00_0000 && int_req) RegWriteD1<=1'b1;
|
else case (opecode)
|
else case (opecode)
|
`loadbyte_signed : RegWriteD1<=1'b1;
|
`loadbyte_signed : RegWriteD1<=1'b1;
|
`loadbyte_unsigned : RegWriteD1<=1'b1;
|
`loadbyte_unsigned : RegWriteD1<=1'b1;
|
`loadword_signed : RegWriteD1<=1'b1;
|
`loadword_signed : RegWriteD1<=1'b1;
|
`loadword_unsigned : RegWriteD1<=1'b1;
|
`loadword_unsigned : RegWriteD1<=1'b1;
|
`loadlong : RegWriteD1<=1'b1;
|
`loadlong : RegWriteD1<=1'b1;
|
`jump_and_link_im: RegWriteD1<=1'b1;
|
`jump_and_link_im: RegWriteD1<=1'b1;
|
`andi : RegWriteD1<=1'b1;
|
`andi : RegWriteD1<=1'b1;
|
`addi : RegWriteD1<=1'b1 ;
|
`addi : RegWriteD1<=1'b1 ;
|
`addiu : RegWriteD1<=1'b1;
|
`addiu : RegWriteD1<=1'b1;
|
`ori : RegWriteD1<=1'b1;
|
`ori : RegWriteD1<=1'b1;
|
`xori : RegWriteD1<=1'b1;
|
`xori : RegWriteD1<=1'b1;
|
`lui : RegWriteD1<=1'b1;
|
`lui : RegWriteD1<=1'b1;
|
`comp_im_signed : RegWriteD1<=1'b1;
|
`comp_im_signed : RegWriteD1<=1'b1;
|
`comp_im_unsigned : RegWriteD1<=1'b1;
|
`comp_im_unsigned : RegWriteD1<=1'b1;
|
6'b00_0000:
|
6'b00_0000:
|
case (opefunc)
|
case (opefunc)
|
`divs: RegWriteD1<=1'b0;
|
`divs: RegWriteD1<=1'b0;
|
`divu: RegWriteD1<=1'b0;
|
`divu: RegWriteD1<=1'b0;
|
`muls: RegWriteD1<=1'b0;
|
`muls: RegWriteD1<=1'b0;
|
`mulu: RegWriteD1<=1'b0;
|
`mulu: RegWriteD1<=1'b0;
|
default: RegWriteD1<=1'b1;
|
default: RegWriteD1<=1'b1;
|
endcase
|
endcase
|
default: RegWriteD1<=1'b0;
|
default: RegWriteD1<=1'b0;
|
endcase
|
endcase
|
end
|
end
|
//
|
//
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (sync_resetD1) mul_div_funcD1<=1'b0;
|
if (sync_resetD1) mul_div_funcD1<=1'b0;
|
else if (control_state[5:0]==6'b00_0000 && int_req) mul_div_funcD1<=1'b0;
|
else if (control_state[5:0]==6'b00_0000 && int_req) mul_div_funcD1<=1'b0;
|
else case (opecode)
|
else case (opecode)
|
|
|
6'b00_0000:
|
6'b00_0000:
|
case (opefunc)
|
case (opefunc)
|
`divs: begin
|
`divs: begin
|
mul_div_funcD1<=1'b1;
|
mul_div_funcD1<=1'b1;
|
div_mode_ff<=1'b1;
|
div_mode_ff<=1'b1;
|
end
|
end
|
`divu: begin
|
`divu: begin
|
mul_div_funcD1<=1'b1;
|
mul_div_funcD1<=1'b1;
|
div_mode_ff<=1'b1;
|
div_mode_ff<=1'b1;
|
end
|
end
|
`muls: begin
|
`muls: begin
|
mul_div_funcD1<=1'b1;
|
mul_div_funcD1<=1'b1;
|
div_mode_ff<=1'b0;
|
div_mode_ff<=1'b0;
|
end
|
end
|
`mulu: begin
|
`mulu: begin
|
mul_div_funcD1<=1'b1;
|
mul_div_funcD1<=1'b1;
|
div_mode_ff<=1'b0;
|
div_mode_ff<=1'b0;
|
end
|
end
|
default: mul_div_funcD1<=1'b0;
|
default: mul_div_funcD1<=1'b0;
|
endcase
|
endcase
|
default: mul_div_funcD1<=1'b0;
|
default: mul_div_funcD1<=1'b0;
|
endcase
|
endcase
|
end
|
end
|
|
|
//mu_div_func
|
//mu_div_func
|
//mul_alu_selD2/excuting_flag
|
//mul_alu_selD2/excuting_flag
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (sync_resetD1) begin
|
if (sync_resetD1) begin
|
mul_div_funcD2 <=`mult_nothing;
|
mul_div_funcD2 <=`mult_nothing;
|
mul_alu_selD2<=2'b00;
|
mul_alu_selD2<=2'b00;
|
end else if ( mul_div_funcD2 [3] ) mul_div_funcD2[3]<=1'b0;////
|
end else if ( mul_div_funcD2 [3] ) mul_div_funcD2[3]<=1'b0;////
|
|
|
else if( !NOP_Signal) //
|
else if( !NOP_Signal) //
|
case (opecodeD1)
|
case (opecodeD1)
|
6'b00_0000:
|
6'b00_0000:
|
case (opefuncD1)
|
case (opefuncD1)
|
`divs: begin
|
`divs: begin
|
mul_div_funcD2<=`mult_signed_divide;
|
mul_div_funcD2<=`mult_signed_divide;
|
|
|
end
|
end
|
`divu: begin
|
`divu: begin
|
mul_div_funcD2<=`mult_divide;
|
mul_div_funcD2<=`mult_divide;
|
end
|
end
|
`muls: begin
|
`muls: begin
|
mul_div_funcD2<=`mult_signed_mult;
|
mul_div_funcD2<=`mult_signed_mult;
|
end
|
end
|
`mulu: begin
|
`mulu: begin
|
mul_div_funcD2<=`mult_mult;
|
mul_div_funcD2<=`mult_mult;
|
end
|
end
|
|
|
`mfhi : begin
|
`mfhi : begin
|
if (!pause_out)mul_div_funcD2<=`mult_read_hi;
|
if (!pause_out)mul_div_funcD2<=`mult_read_hi;
|
mul_alu_selD2<=`MUL_hi_SEL;
|
mul_alu_selD2<=`MUL_hi_SEL;
|
end
|
end
|
`mflo : begin
|
`mflo : begin
|
if(!pause_out) mul_div_funcD2<=`mult_read_lo;
|
if(!pause_out) mul_div_funcD2<=`mult_read_lo;
|
mul_alu_selD2<=`MUL_lo_SEL;
|
mul_alu_selD2<=`MUL_lo_SEL;
|
end
|
end
|
default: begin
|
default: begin
|
mul_div_funcD2 <=`mult_read_lo;
|
mul_div_funcD2 <=`mult_read_lo;
|
mul_alu_selD2<=2'b00;
|
mul_alu_selD2<=2'b00;
|
end
|
end
|
endcase
|
endcase
|
default: mul_alu_selD2<=2'b00;
|
default: mul_alu_selD2<=2'b00;
|
endcase
|
endcase
|
|
|
end
|
end
|
|
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (sync_resetD1) excuting_flagD<=1'b0;
|
if (sync_resetD1) excuting_flagD<=1'b0;
|
else excuting_flagD<=excuting_flag;
|
else excuting_flagD<=excuting_flag;
|
end
|
end
|
|
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (sync_resetD1) excuting_flagDD<=1'b0;
|
if (sync_resetD1) excuting_flagDD<=1'b0;
|
else excuting_flagDD<=excuting_flagD;
|
else excuting_flagDD<=excuting_flagD;
|
end
|
end
|
assign finish_operation=excuting_flag && !pause_out;
|
assign finish_operation=excuting_flag && !pause_out;
|
|
|
|
|
//MWrite
|
//MWrite
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (sync_resetD1) MWriteD1<=1'b0;
|
if (sync_resetD1) MWriteD1<=1'b0;
|
|
|
else case (opecode)
|
else case (opecode)
|
`storebyte: MWriteD1<=1'b1;
|
`storebyte: MWriteD1<=1'b1;
|
`storeword: MWriteD1<=1'b1;
|
`storeword: MWriteD1<=1'b1;
|
`storelong: MWriteD1<=1'b1;
|
`storelong: MWriteD1<=1'b1;
|
default: MWriteD1<=1'b0;
|
default: MWriteD1<=1'b0;
|
endcase
|
endcase
|
end
|
end
|
|
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (sync_resetD1) MWriteD2<=1'b0;
|
if (sync_resetD1) MWriteD2<=1'b0;
|
else if ( NOP_Signal ) MWriteD2<=1'b0;
|
else if ( NOP_Signal ) MWriteD2<=1'b0;
|
else MWriteD2<=MWriteD1;//taken NOP
|
else MWriteD2<=MWriteD1;//taken NOP
|
end
|
end
|
|
|
|
|
//M_sign
|
//M_sign
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (sync_resetD1) M_signD1<=`M_unsigned;
|
if (sync_resetD1) M_signD1<=`M_unsigned;
|
else case (opecode)
|
else case (opecode)
|
`loadbyte_signed : M_signD1<=`M_signed;
|
`loadbyte_signed : M_signD1<=`M_signed;
|
`loadbyte_unsigned : M_signD1<=`M_unsigned;
|
`loadbyte_unsigned : M_signD1<=`M_unsigned;
|
`loadword_signed : M_signD1<=`M_signed;
|
`loadword_signed : M_signD1<=`M_signed;
|
`loadword_unsigned : M_signD1<=`M_unsigned;
|
`loadword_unsigned : M_signD1<=`M_unsigned;
|
`loadlong : M_signD1<=`M_unsigned;
|
`loadlong : M_signD1<=`M_unsigned;
|
`storebyte: M_signD1<=`M_unsigned;
|
`storebyte: M_signD1<=`M_unsigned;
|
`storeword: M_signD1<=`M_unsigned;
|
`storeword: M_signD1<=`M_unsigned;
|
`storelong: M_signD1<=`M_unsigned;
|
`storelong: M_signD1<=`M_unsigned;
|
default: M_signD1<=`M_unsigned;
|
default: M_signD1<=`M_unsigned;
|
endcase
|
endcase
|
end
|
end
|
|
|
|
|
|
|
|
|
// [1:0] M_access_mode
|
// [1:0] M_access_mode
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (sync_resetD1) M_access_modeD1<=`LONG_ACCESS;
|
if (sync_resetD1) M_access_modeD1<=`LONG_ACCESS;
|
else case (opecode)
|
else case (opecode)
|
`loadbyte_signed : M_access_modeD1<=`BYTE_ACCESS;
|
`loadbyte_signed : M_access_modeD1<=`BYTE_ACCESS;
|
`loadbyte_unsigned : M_access_modeD1<=`BYTE_ACCESS;
|
`loadbyte_unsigned : M_access_modeD1<=`BYTE_ACCESS;
|
`loadword_signed : M_access_modeD1<=`WORD_ACCESS;
|
`loadword_signed : M_access_modeD1<=`WORD_ACCESS;
|
`loadword_unsigned : M_access_modeD1<=`WORD_ACCESS;
|
`loadword_unsigned : M_access_modeD1<=`WORD_ACCESS;
|
`loadlong : M_access_modeD1<=`LONG_ACCESS;
|
`loadlong : M_access_modeD1<=`LONG_ACCESS;
|
`storebyte: M_access_modeD1<=`BYTE_ACCESS;
|
`storebyte: M_access_modeD1<=`BYTE_ACCESS;
|
`storeword: M_access_modeD1<=`WORD_ACCESS;
|
`storeword: M_access_modeD1<=`WORD_ACCESS;
|
`storelong: M_access_modeD1<=`LONG_ACCESS;
|
`storelong: M_access_modeD1<=`LONG_ACCESS;
|
default: M_access_modeD1<=`LONG_ACCESS;
|
default: M_access_modeD1<=`LONG_ACCESS;
|
endcase
|
endcase
|
end
|
end
|
|
|
|
|
|
|
|
|
// [2:0] RF_input Shift_Amount_sel
|
// [2:0] RF_input Shift_Amount_sel
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (sync_resetD1) begin
|
if (sync_resetD1) begin
|
RF_inputD2 <=`RF_ALU_sel;
|
RF_inputD2 <=`RF_ALU_sel;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_IMM_SEL;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_IMM_SEL;
|
end
|
end
|
else if ((int_seqD1) || NOP_Signal ) RF_inputD2<=`RF_PC_SEL;//Jul.7.2004
|
else if ((int_seqD1) || NOP_Signal ) RF_inputD2<=`RF_PC_SEL;//Jul.7.2004
|
else
|
else
|
case (opecodeD1)
|
case (opecodeD1)
|
`lui :RF_inputD2 <=`SHIFT16_SEL;
|
`lui :RF_inputD2 <=`SHIFT16_SEL;
|
`jump_and_link_im: RF_inputD2<=`RF_PC_SEL;
|
`jump_and_link_im: RF_inputD2<=`RF_PC_SEL;
|
|
|
6'b00_0000:
|
6'b00_0000:
|
case (opefuncD1)
|
case (opefuncD1)
|
`jump_and_link_register : RF_inputD2<=`RF_PC_SEL;
|
`jump_and_link_register : RF_inputD2<=`RF_PC_SEL;
|
`lsl : begin
|
`lsl : begin
|
RF_inputD2<=`RF_Shifter_sel ;
|
RF_inputD2<=`RF_Shifter_sel ;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_IMM_SEL;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_IMM_SEL;
|
end
|
end
|
`sllv : begin
|
`sllv : begin
|
RF_inputD2<=`RF_Shifter_sel ;
|
RF_inputD2<=`RF_Shifter_sel ;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_REG_SEL;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_REG_SEL;
|
end
|
end
|
`asr : begin
|
`asr : begin
|
RF_inputD2<=`RF_Shifter_sel ;
|
RF_inputD2<=`RF_Shifter_sel ;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_IMM_SEL;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_IMM_SEL;
|
end
|
end
|
`srav : begin
|
`srav : begin
|
RF_inputD2<=`RF_Shifter_sel ;
|
RF_inputD2<=`RF_Shifter_sel ;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_REG_SEL;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_REG_SEL;
|
end
|
end
|
|
|
`lsr : begin
|
`lsr : begin
|
RF_inputD2<=`RF_Shifter_sel;
|
RF_inputD2<=`RF_Shifter_sel;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_IMM_SEL;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_IMM_SEL;
|
end
|
end
|
`srlv : begin
|
`srlv : begin
|
RF_inputD2<=`RF_Shifter_sel;
|
RF_inputD2<=`RF_Shifter_sel;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_REG_SEL;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_REG_SEL;
|
end
|
end
|
|
|
|
|
`mfhi : RF_inputD2<=`RF_PC_SEL;
|
`mfhi : RF_inputD2<=`RF_PC_SEL;
|
`mflo : RF_inputD2<=`RF_PC_SEL;
|
`mflo : RF_inputD2<=`RF_PC_SEL;
|
default : begin
|
default : begin
|
RF_inputD2<=`RF_ALU_sel;
|
RF_inputD2<=`RF_ALU_sel;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_IMM_SEL;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_IMM_SEL;
|
end
|
end
|
endcase
|
endcase
|
default: begin
|
default: begin
|
RF_inputD2<=`RF_ALU_sel;
|
RF_inputD2<=`RF_ALU_sel;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_IMM_SEL;
|
Shift_Amount_selD2<=`SHIFT_AMOUNT_IMM_SEL;
|
end
|
end
|
endcase
|
endcase
|
end
|
end
|
|
|
|
|
//[1:0] A_Right_SEL
|
//[1:0] A_Right_SEL
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
casex (opecode)
|
casex (opecode)
|
`storebyte: A_Right_SELD1<=`A_RIGHT_ERT;
|
`storebyte: A_Right_SELD1<=`A_RIGHT_ERT;
|
`storeword: A_Right_SELD1<=`A_RIGHT_ERT;
|
`storeword: A_Right_SELD1<=`A_RIGHT_ERT;
|
`storelong: A_Right_SELD1<=`A_RIGHT_ERT;
|
`storelong: A_Right_SELD1<=`A_RIGHT_ERT;
|
`andi : A_Right_SELD1<=`Imm_unsigned ;
|
`andi : A_Right_SELD1<=`Imm_unsigned ;
|
`addi : A_Right_SELD1<=`Imm_signed ;
|
`addi : A_Right_SELD1<=`Imm_signed ;
|
`addiu : A_Right_SELD1<=`Imm_signed;
|
`addiu : A_Right_SELD1<=`Imm_signed;
|
`ori : A_Right_SELD1<=`Imm_unsigned;
|
`ori : A_Right_SELD1<=`Imm_unsigned;
|
`xori : A_Right_SELD1<=`Imm_unsigned;
|
`xori : A_Right_SELD1<=`Imm_unsigned;
|
|
|
`beq : A_Right_SELD1<=`A_RIGHT_ERT;
|
`beq : A_Right_SELD1<=`A_RIGHT_ERT;
|
`bgtz : A_Right_SELD1<=`A_RIGHT_ERT;
|
`bgtz : A_Right_SELD1<=`A_RIGHT_ERT;
|
`blez : A_Right_SELD1<=`A_RIGHT_ERT;
|
`blez : A_Right_SELD1<=`A_RIGHT_ERT;
|
`bne : A_Right_SELD1<=`A_RIGHT_ERT;
|
`bne : A_Right_SELD1<=`A_RIGHT_ERT;
|
|
|
|
|
`comp_im_signed : A_Right_SELD1<=`Imm_signed;
|
`comp_im_signed : A_Right_SELD1<=`Imm_signed;
|
`comp_im_unsigned : A_Right_SELD1<=`Imm_signed;
|
`comp_im_unsigned : A_Right_SELD1<=`Imm_signed;
|
|
|
//6'b00_0000:
|
//6'b00_0000:
|
6'b00_000?://Jul.11.2004 target select
|
6'b00_000?://Jul.11.2004 target select
|
case (opefunc)
|
case (opefunc)
|
|
|
default : A_Right_SELD1<=`A_RIGHT_ERT;
|
default : A_Right_SELD1<=`A_RIGHT_ERT;
|
endcase
|
endcase
|
default: A_Right_SELD1<=`Imm_signed;
|
default: A_Right_SELD1<=`Imm_signed;
|
endcase
|
endcase
|
end
|
end
|
|
|
|
|
//Interim A_Left_SELD1RRegSelD1
|
//Interim A_Left_SELD1RRegSelD1
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
case (opecode)
|
case (opecode)
|
default: A_Left_SELD1<=0;//always Left_latch
|
default: A_Left_SELD1<=0;//always Left_latch
|
endcase
|
endcase
|
end
|
end
|
|
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if ((control_state[5:0]==6'b00__0000 && int_req) ) RRegSelD1<=`NREG_SEL;//Jul.13.2004
|
if ((control_state[5:0]==6'b00__0000 && int_req) ) RRegSelD1<=`NREG_SEL;//Jul.13.2004
|
else case (opecode)
|
else case (opecode)
|
`loadbyte_signed : RRegSelD1<=`MOUT_SEL;
|
`loadbyte_signed : RRegSelD1<=`MOUT_SEL;
|
`loadbyte_unsigned : RRegSelD1<=`MOUT_SEL;
|
`loadbyte_unsigned : RRegSelD1<=`MOUT_SEL;
|
`loadword_signed : RRegSelD1<=`MOUT_SEL;
|
`loadword_signed : RRegSelD1<=`MOUT_SEL;
|
`loadword_unsigned : RRegSelD1<=`MOUT_SEL;
|
`loadword_unsigned : RRegSelD1<=`MOUT_SEL;
|
`loadlong : RRegSelD1<=`MOUT_SEL;
|
`loadlong : RRegSelD1<=`MOUT_SEL;
|
default: RRegSelD1<=`NREG_SEL;//Interim MULSEL
|
default: RRegSelD1<=`NREG_SEL;//Interim MULSEL
|
endcase
|
endcase
|
end
|
end
|
|
|
// [3:0] ALU_Func[1:0] ;
|
// [3:0] ALU_Func[1:0] ;
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
|
|
case (opecodeD1)
|
case (opecodeD1)
|
`andi : ALU_FuncD2<=`ALU_AND;
|
`andi : ALU_FuncD2<=`ALU_AND;
|
`addi : ALU_FuncD2<=`ALU_ADD ;
|
`addi : ALU_FuncD2<=`ALU_ADD ;
|
`addiu : ALU_FuncD2<=`ALU_ADD;
|
`addiu : ALU_FuncD2<=`ALU_ADD;
|
`ori : ALU_FuncD2<=`ALU_OR;
|
`ori : ALU_FuncD2<=`ALU_OR;
|
`xori : ALU_FuncD2<=`ALU_XOR;
|
`xori : ALU_FuncD2<=`ALU_XOR;
|
`comp_im_signed : ALU_FuncD2<=`ALU_LESS_THAN_SIGNED;
|
`comp_im_signed : ALU_FuncD2<=`ALU_LESS_THAN_SIGNED;
|
`comp_im_unsigned : ALU_FuncD2<=`ALU_LESS_THAN_UNSIGNED;
|
`comp_im_unsigned : ALU_FuncD2<=`ALU_LESS_THAN_UNSIGNED;
|
6'b00_0000:
|
6'b00_0000:
|
case (opefuncD1)
|
case (opefuncD1)
|
`add : ALU_FuncD2<=`ALU_ADD ;
|
`add : ALU_FuncD2<=`ALU_ADD ;
|
`addu : ALU_FuncD2<=`ALU_ADD ;
|
`addu : ALU_FuncD2<=`ALU_ADD ;
|
`sub : ALU_FuncD2<=`ALU_SUBTRACT;
|
`sub : ALU_FuncD2<=`ALU_SUBTRACT;
|
`subu : ALU_FuncD2<=`ALU_SUBTRACT;
|
`subu : ALU_FuncD2<=`ALU_SUBTRACT;
|
`and : ALU_FuncD2<=`ALU_AND;
|
`and : ALU_FuncD2<=`ALU_AND;
|
`nor : ALU_FuncD2<=`ALU_NOR;
|
`nor : ALU_FuncD2<=`ALU_NOR;
|
`or : ALU_FuncD2<=`ALU_OR;
|
`or : ALU_FuncD2<=`ALU_OR;
|
`xor : ALU_FuncD2<=`ALU_XOR;
|
`xor : ALU_FuncD2<=`ALU_XOR;
|
`comp_signed : ALU_FuncD2<=`ALU_LESS_THAN_SIGNED;
|
`comp_signed : ALU_FuncD2<=`ALU_LESS_THAN_SIGNED;
|
`comp_unsigned : ALU_FuncD2<=`ALU_LESS_THAN_UNSIGNED;
|
`comp_unsigned : ALU_FuncD2<=`ALU_LESS_THAN_UNSIGNED;
|
|
|
default : ALU_FuncD2<=`ALU_NOTHING;//Jul.6.2004 ALU_NOTHING;
|
default : ALU_FuncD2<=`ALU_NOTHING;//Jul.6.2004 ALU_NOTHING;
|
endcase
|
endcase
|
default: ALU_FuncD2<=`ALU_NOTHING;//Jul.6.2004 ALU_NOTHING;
|
default: ALU_FuncD2<=`ALU_NOTHING;//Jul.6.2004 ALU_NOTHING;
|
endcase
|
endcase
|
end
|
end
|
|
|
|
|
// [1:0] Shift_Func;
|
// [1:0] Shift_Func;
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
case (opecode)
|
case (opecode)
|
6'b00_0000:
|
6'b00_0000:
|
case (opefunc)
|
case (opefunc)
|
`lsl : Shift_FuncD1<=`SHIFT_LEFT;
|
`lsl : Shift_FuncD1<=`SHIFT_LEFT;
|
`sllv : Shift_FuncD1<=`SHIFT_LEFT;
|
`sllv : Shift_FuncD1<=`SHIFT_LEFT;
|
`asr : Shift_FuncD1<=`SHIFT_RIGHT_SIGNED;
|
`asr : Shift_FuncD1<=`SHIFT_RIGHT_SIGNED;
|
`srav : Shift_FuncD1<=`SHIFT_RIGHT_SIGNED;
|
`srav : Shift_FuncD1<=`SHIFT_RIGHT_SIGNED;
|
`lsr : Shift_FuncD1<=`SHIFT_RIGHT_UNSIGNED;
|
`lsr : Shift_FuncD1<=`SHIFT_RIGHT_UNSIGNED;
|
`srlv : Shift_FuncD1<=`SHIFT_RIGHT_UNSIGNED;
|
`srlv : Shift_FuncD1<=`SHIFT_RIGHT_UNSIGNED;
|
default : Shift_FuncD1<=`SHIFT_LEFT;//Jul.5.2004 `SHIFT_NOTHING;
|
default : Shift_FuncD1<=`SHIFT_LEFT;//Jul.5.2004 `SHIFT_NOTHING;
|
endcase
|
endcase
|
default: Shift_FuncD1<=`SHIFT_LEFT;//Jul.5.2004`SHIFT_NOTHING;
|
default: Shift_FuncD1<=`SHIFT_LEFT;//Jul.5.2004`SHIFT_NOTHING;
|
endcase
|
endcase
|
end
|
end
|
|
|
|
|
|
|
//RF_input_addr_sel
|
//RF_input_addr_sel
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if ((control_state[5:0]==6'b00__0000 && int_req) ) RF_input_addr_selD1<=`RF_INTR_SEL;
|
if ((control_state[5:0]==6'b00__0000 && int_req) ) RF_input_addr_selD1<=`RF_INTR_SEL;
|
else
|
else
|
case (opecode)
|
case (opecode)
|
`andi : RF_input_addr_selD1<=`RF_Ert_sel;
|
`andi : RF_input_addr_selD1<=`RF_Ert_sel;
|
`addi : RF_input_addr_selD1<=`RF_Ert_sel;
|
`addi : RF_input_addr_selD1<=`RF_Ert_sel;
|
`ori : RF_input_addr_selD1<=`RF_Ert_sel;
|
`ori : RF_input_addr_selD1<=`RF_Ert_sel;
|
`xori : RF_input_addr_selD1<=`RF_Ert_sel;
|
`xori : RF_input_addr_selD1<=`RF_Ert_sel;
|
`jump_and_link_im: RF_input_addr_selD1<=`RF_R15_SEL;
|
`jump_and_link_im: RF_input_addr_selD1<=`RF_R15_SEL;
|
`lui : RF_input_addr_selD1<=`RF_Ert_sel;
|
`lui : RF_input_addr_selD1<=`RF_Ert_sel;
|
`comp_im_signed : RF_input_addr_selD1<=`RF_Ert_sel;
|
`comp_im_signed : RF_input_addr_selD1<=`RF_Ert_sel;
|
`comp_im_unsigned: RF_input_addr_selD1<=`RF_Ert_sel;
|
`comp_im_unsigned: RF_input_addr_selD1<=`RF_Ert_sel;
|
6'b00_0000:
|
6'b00_0000:
|
case (opefunc)
|
case (opefunc)
|
`jump_and_link_register: RF_input_addr_selD1<=`RF_R15_SEL;
|
`jump_and_link_register: RF_input_addr_selD1<=`RF_R15_SEL;
|
|
|
default : RF_input_addr_selD1<=`RF_Erd_sel;
|
default : RF_input_addr_selD1<=`RF_Erd_sel;
|
endcase
|
endcase
|
default: RF_input_addr_selD1<=`RF_Ert_sel;
|
default: RF_input_addr_selD1<=`RF_Ert_sel;
|
endcase
|
endcase
|
end
|
end
|
|
|
|
|
|
|
|
|
|
|
//PC_command decoder
|
//PC_command decoder
|
// always @ (posedge clock) begin
|
// always @ (posedge clock) begin
|
always @(opecode,control_state,int_req,opefunc,NOP_Signal,takenD3,takenD4) begin//Jul.2.2004
|
always @(opecode,control_state,int_req,opefunc,NOP_Signal,takenD3,takenD4) begin//Jul.2.2004
|
if (takenD3 || takenD4) PC_commandD1<=`PC_INC;//
|
if (takenD3 || takenD4) PC_commandD1<=`PC_INC;//
|
else case (opecode)
|
else case (opecode)
|
|
|
6'b00_0000:
|
6'b00_0000:
|
case (opefunc)
|
case (opefunc)
|
`jmp_register : PC_commandD1<=`PC_REG;
|
`jmp_register : PC_commandD1<=`PC_REG;
|
default: PC_commandD1<=`PC_INC;
|
default: PC_commandD1<=`PC_INC;
|
endcase
|
endcase
|
default : PC_commandD1<=`PC_INC;
|
default : PC_commandD1<=`PC_INC;
|
endcase
|
endcase
|
end
|
end
|
//unsuppurted command detector Jul.11.2004
|
//unsuppurted command detector Jul.11.2004
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
case (opecode)
|
case (opecode)
|
6'b000_001://Jul.11.2004 simple decode
|
6'b000_001://Jul.11.2004 simple decode
|
case (IR[20:16])
|
case (IR[20:16])
|
|
|
`bltzal :begin
|
`bltzal :begin
|
$display("unsupported command");
|
$display("unsupported command");
|
$stop;
|
$stop;
|
end
|
end
|
`bgezal : begin
|
`bgezal : begin
|
$display("unsupported command");
|
$display("unsupported command");
|
$stop;
|
$stop;
|
end
|
end
|
|
|
`bltzall:begin
|
`bltzall:begin
|
$display("unsupported command");
|
$display("unsupported command");
|
$stop;
|
$stop;
|
end
|
end
|
`bltzl:begin
|
`bltzl:begin
|
$display("unsupported command");
|
$display("unsupported command");
|
$stop;
|
$stop;
|
end
|
end
|
`bgezall:begin
|
`bgezall:begin
|
$display("unsupported command");
|
$display("unsupported command");
|
$stop;
|
$stop;
|
end
|
end
|
`bgezl: begin
|
`bgezl: begin
|
$display("unsupported command");
|
$display("unsupported command");
|
$stop;
|
$stop;
|
end
|
end
|
endcase
|
endcase
|
endcase
|
endcase
|
|
|
|
|
end
|
end
|
|
|
|
|
|
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if ((control_state[5:0]==6'b00_0000 && int_req) ) begin
|
if ((control_state[5:0]==6'b00_0000 && int_req) ) begin
|
jumpQ<=1'b1;
|
jumpQ<=1'b1;
|
branchQ<=1'b0;////Jun.30.2004
|
branchQ<=1'b0;////Jun.30.2004
|
end else if (takenD3) begin
|
end else if (takenD3) begin
|
jumpQ<=1'b0;//inhibit jump at delayed slot2
|
jumpQ<=1'b0;//inhibit jump at delayed slot2
|
branchQ<=1'b0;//TRY Jun.30.2004
|
branchQ<=1'b0;//TRY Jun.30.2004
|
end else
|
end else
|
case (opecode)
|
case (opecode)
|
`jump: begin
|
`jump: begin
|
jumpQ<=1'b1;
|
jumpQ<=1'b1;
|
branchQ<=1'b0;//Jun.30.2004
|
branchQ<=1'b0;//Jun.30.2004
|
end
|
end
|
`jump_and_link_im: begin
|
`jump_and_link_im: begin
|
jumpQ<=1'b1;
|
jumpQ<=1'b1;
|
branchQ<=1'b0;//Jun.30.2004
|
branchQ<=1'b0;//Jun.30.2004
|
end
|
end
|
`beq : begin
|
`beq : begin
|
jumpQ<=1'b0;//Jun.30.2004
|
jumpQ<=1'b0;//Jun.30.2004
|
branchQ<=1'b1;
|
branchQ<=1'b1;
|
end
|
end
|
`bgtz : begin
|
`bgtz : begin
|
jumpQ<=1'b0;//Jun.30.2004
|
jumpQ<=1'b0;//Jun.30.2004
|
branchQ<=1'b1;
|
branchQ<=1'b1;
|
end
|
end
|
`blez : begin
|
`blez : begin
|
jumpQ<=1'b0;//Jun.30.2004
|
jumpQ<=1'b0;//Jun.30.2004
|
branchQ<=1'b1;
|
branchQ<=1'b1;
|
end
|
end
|
`bne : begin
|
`bne : begin
|
jumpQ<=1'b0;//Jun.30.2004
|
jumpQ<=1'b0;//Jun.30.2004
|
branchQ<=1'b1;
|
branchQ<=1'b1;
|
end
|
end
|
6'b000_001://Jul.11.2004 simple decode
|
6'b000_001://Jul.11.2004 simple decode
|
begin
|
begin
|
jumpQ<=1'b0;
|
jumpQ<=1'b0;
|
branchQ<=1'b1;
|
branchQ<=1'b1;
|
end
|
end
|
|
|
default : begin
|
default : begin
|
jumpQ<=1'b0;
|
jumpQ<=1'b0;
|
branchQ<=1'b0;
|
branchQ<=1'b0;
|
end
|
end
|
endcase
|
endcase
|
end
|
end
|
|
|
always @ (posedge clock) begin
|
always @ (posedge clock) begin
|
if (NOP_Signal) branchQQ<=1'b0;
|
if (NOP_Signal) branchQQ<=1'b0;
|
else branchQQ<=branchQ;
|
else branchQQ<=branchQ;
|
end
|
end
|
|
|
|
|
|
|
//For Critical Path
|
//For Critical Path
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_resetD1) beqQ<=0;
|
if (sync_resetD1) beqQ<=0;
|
else if ((control_state[5:0]==6'b00_0000 && int_req) ) beqQ<=1'b0;
|
else if ((control_state[5:0]==6'b00_0000 && int_req) ) beqQ<=1'b0;
|
else if (opecode==`beq) beqQ<=1'b1;
|
else if (opecode==`beq) beqQ<=1'b1;
|
else beqQ<=1'b0;
|
else beqQ<=1'b0;
|
end
|
end
|
|
|
//Jul.11.2004 bltz
|
//Jul.11.2004 bltz
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_resetD1) bltzQ<=0;
|
if (sync_resetD1) bltzQ<=0;
|
else if ((control_state[5:0]==6'b00_0000 && int_req) ) bltzQ<=1'b0;
|
else if ((control_state[5:0]==6'b00_0000 && int_req) ) bltzQ<=1'b0;
|
else if (opecode==6'b000_001 && IR[20:16]==`bltz) bltzQ<=1'b1;//Jul.13.2004
|
else if (opecode==6'b000_001 && IR[20:16]==`bltz) bltzQ<=1'b1;//Jul.13.2004
|
else bltzQ<=1'b0;
|
else bltzQ<=1'b0;
|
end
|
end
|
//Jul.11.2004 bgez
|
//Jul.11.2004 bgez
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_resetD1) bgezQ<=0;
|
if (sync_resetD1) bgezQ<=0;
|
else if ((control_state[5:0]==6'b00_0000 && int_req) ) bgezQ<=1'b0;
|
else if ((control_state[5:0]==6'b00_0000 && int_req) ) bgezQ<=1'b0;
|
else if (opecode==6'b000_0001 && IR[20:16]==`bgez) bgezQ<=1'b1;//Jul.13.2004
|
else if (opecode==6'b000_0001 && IR[20:16]==`bgez) bgezQ<=1'b1;//Jul.13.2004
|
else bgezQ<=1'b0;
|
else bgezQ<=1'b0;
|
end
|
end
|
|
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_resetD1) bgtzQ<=0;
|
if (sync_resetD1) bgtzQ<=0;
|
else if ((control_state[5:0]==6'b00_0000 && int_req) ) bgtzQ<=1'b0;
|
else if ((control_state[5:0]==6'b00_0000 && int_req) ) bgtzQ<=1'b0;
|
else if (opecode==`bgtz) bgtzQ<=1'b1;
|
else if (opecode==`bgtz) bgtzQ<=1'b1;
|
else bgtzQ<=1'b0;
|
else bgtzQ<=1'b0;
|
end
|
end
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_resetD1) blezQ<=0;
|
if (sync_resetD1) blezQ<=0;
|
else if ((control_state[5:0]==6'b00_0000 && int_req) ) blezQ<=1'b0;
|
else if ((control_state[5:0]==6'b00_0000 && int_req) ) blezQ<=1'b0;
|
else if (opecode==`blez) blezQ<=1'b1;
|
else if (opecode==`blez) blezQ<=1'b1;
|
else blezQ<=1'b0;
|
else blezQ<=1'b0;
|
end
|
end
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_resetD1) bneQ<=0;
|
if (sync_resetD1) bneQ<=0;
|
else if ((control_state[5:0]==6'b00_0000 && int_req) ) bneQ<=1'b0;
|
else if ((control_state[5:0]==6'b00_0000 && int_req) ) bneQ<=1'b0;
|
else if (opecode==`bne) bneQ<=1'b1;
|
else if (opecode==`bne) bneQ<=1'b1;
|
else bneQ<=1'b0;
|
else bneQ<=1'b0;
|
end
|
end
|
|
|
//
|
//
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_resetD1) begin
|
if (sync_resetD1) begin
|
|
|
excuting_flag<=1'b0;//
|
excuting_flag<=1'b0;//
|
end else
|
end else
|
begin
|
begin
|
if (!pause_out && excuting_flagDD) excuting_flag<=1'b0;
|
if (!pause_out && excuting_flagDD) excuting_flag<=1'b0;
|
else case (opecode)
|
else case (opecode)
|
6'b00_0000:
|
6'b00_0000:
|
case (opefunc)
|
case (opefunc)
|
`divs: excuting_flag<=1'b1;
|
`divs: excuting_flag<=1'b1;
|
`divu: excuting_flag<=1'b1;
|
`divu: excuting_flag<=1'b1;
|
`muls: excuting_flag<=1'b1;
|
`muls: excuting_flag<=1'b1;
|
`mulu: excuting_flag<=1'b1;
|
`mulu: excuting_flag<=1'b1;
|
endcase
|
endcase
|
endcase
|
endcase
|
end
|
end
|
end
|
end
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_resetD1) begin
|
if (sync_resetD1) begin
|
control_state<=6'b00_0000;
|
control_state<=6'b00_0000;
|
end else
|
end else
|
begin
|
begin
|
casex (control_state[5:0])
|
casex (control_state[5:0])
|
6'b00_0000:
|
6'b00_0000:
|
begin
|
begin
|
if(int_req) control_state<=6'b000_101;//
|
if(int_req) control_state<=6'b000_101;//
|
else
|
else
|
case (opecode)
|
case (opecode)
|
`jump: control_state<=6'b100_000;
|
`jump: control_state<=6'b100_000;
|
`jump_and_link_im: control_state<=6'b100_000;
|
`jump_and_link_im: control_state<=6'b100_000;
|
`beq : control_state<=6'b110_000;
|
`beq : control_state<=6'b110_000;
|
`bgtz : control_state<=6'b110_000;
|
`bgtz : control_state<=6'b110_000;
|
`blez : control_state<=6'b110_000;
|
`blez : control_state<=6'b110_000;
|
`bne : control_state<=6'b110_000;
|
`bne : control_state<=6'b110_000;
|
6'b000_001: control_state<=6'b110_000;//Jul.11.2004 Special Branch
|
6'b000_001: control_state<=6'b110_000;//Jul.11.2004 Special Branch
|
6'b00_0000:
|
6'b00_0000:
|
case (opefunc)
|
case (opefunc)
|
`jump_and_link_register: control_state<=6'b101_000;
|
`jump_and_link_register: control_state<=6'b101_000;
|
`jmp_register : control_state<=6'b101_000;
|
`jmp_register : control_state<=6'b101_000;
|
|
|
`mfhi: if (excuting_flag) control_state<=8'b00_000_010;
|
`mfhi: if (excuting_flag) control_state<=8'b00_000_010;
|
`mflo: if (excuting_flag) control_state<=8'b00_000_010;
|
`mflo: if (excuting_flag) control_state<=8'b00_000_010;
|
default: control_state<=6'b00_0000;//for safety
|
default: control_state<=6'b00_0000;//for safety
|
endcase
|
endcase
|
endcase
|
endcase
|
|
|
|
|
|
|
end
|
end
|
6'b???_101: control_state<=6'b000_000;//interrupt_nop state
|
6'b???_101: control_state<=6'b000_000;//interrupt_nop state
|
6'b100_000: control_state<=6'b000_000;//fixed_jump state
|
6'b100_000: control_state<=6'b000_000;//fixed_jump state
|
6'b101_000: control_state<=6'b001_100;//jump&link state
|
6'b101_000: control_state<=6'b001_100;//jump&link state
|
6'b001_100: control_state<=6'b000_000;//NOP2 state
|
6'b001_100: control_state<=6'b000_000;//NOP2 state
|
6'b110_000: control_state<=6'b000_100;//delayed branch
|
6'b110_000: control_state<=6'b000_100;//delayed branch
|
6'b000_100: `ifdef RAM4K//Priotiry Area
|
6'b000_100: `ifdef RAM4K//Priotiry Area
|
if (takenD3) control_state<=6'b001_100;//NOP1 state
|
if (takenD3) control_state<=6'b001_100;//NOP1 state
|
else case (opecode)
|
else case (opecode)
|
`jump: control_state<=6'b100_000;
|
`jump: control_state<=6'b100_000;
|
`jump_and_link_im: control_state<=6'b100_000;
|
`jump_and_link_im: control_state<=6'b100_000;
|
`beq : control_state<=6'b110_000;
|
`beq : control_state<=6'b110_000;
|
`bgtz : control_state<=6'b110_000;
|
`bgtz : control_state<=6'b110_000;
|
`blez : control_state<=6'b110_000;
|
`blez : control_state<=6'b110_000;
|
`bne : control_state<=6'b110_000;
|
`bne : control_state<=6'b110_000;
|
6'b000_001: control_state<=6'b110_000;//Jul.11.2004 Special Branch
|
6'b000_001: control_state<=6'b110_000;//Jul.11.2004 Special Branch
|
6'b00_0000:
|
6'b00_0000:
|
case (opefunc)
|
case (opefunc)
|
`jump_and_link_register: control_state<=6'b101_000;
|
`jump_and_link_register: control_state<=6'b101_000;
|
`jmp_register : control_state<=6'b101_000;
|
`jmp_register : control_state<=6'b101_000;
|
`mfhi: if (excuting_flag) control_state<=8'b00_000_010;
|
`mfhi: if (excuting_flag) control_state<=8'b00_000_010;
|
`mflo: if (excuting_flag) control_state<=8'b00_000_010;
|
`mflo: if (excuting_flag) control_state<=8'b00_000_010;
|
default: control_state<=6'b00_0000;//for safety
|
default: control_state<=6'b00_0000;//for safety
|
endcase
|
endcase
|
endcase
|
endcase
|
`else//Priority Speed
|
`else//Priority Speed
|
case (opecode)
|
case (opecode)
|
`jump: if (takenD3) control_state<=6'b001_100;//NOP1 state
|
`jump: if (takenD3) control_state<=6'b001_100;//NOP1 state
|
else control_state<=6'b100_000;
|
else control_state<=6'b100_000;
|
`jump_and_link_im: if (takenD3) control_state<=6'b001_100;//NOP1 state
|
`jump_and_link_im: if (takenD3) control_state<=6'b001_100;//NOP1 state
|
else control_state<=6'b100_000;
|
else control_state<=6'b100_000;
|
`beq : if (takenD3) control_state<=6'b001_100;//NOP1 state
|
`beq : if (takenD3) control_state<=6'b001_100;//NOP1 state
|
else control_state<=6'b110_000;
|
else control_state<=6'b110_000;
|
`bgtz : if (takenD3) control_state<=6'b001_100;//NOP1 state
|
`bgtz : if (takenD3) control_state<=6'b001_100;//NOP1 state
|
else control_state<=6'b110_000;
|
else control_state<=6'b110_000;
|
`blez : if (takenD3) control_state<=6'b001_100;//NOP1 state
|
`blez : if (takenD3) control_state<=6'b001_100;//NOP1 state
|
else control_state<=6'b110_000;
|
else control_state<=6'b110_000;
|
`bne : if (takenD3) control_state<=6'b001_100;//NOP1 state
|
`bne : if (takenD3) control_state<=6'b001_100;//NOP1 state
|
else control_state<=6'b110_000;
|
else control_state<=6'b110_000;
|
6'b000_001: if (takenD3) control_state<=6'b001_100;//NOP1 state
|
6'b000_001: if (takenD3) control_state<=6'b001_100;//NOP1 state
|
else control_state<=6'b110_000;//Jul.11.2004 Special Branch
|
else control_state<=6'b110_000;//Jul.11.2004 Special Branch
|
6'b00_0000:
|
6'b00_0000:
|
case (opefunc)
|
case (opefunc)
|
`jump_and_link_register: if (takenD3) control_state<=6'b001_100;//NOP1 state
|
`jump_and_link_register: if (takenD3) control_state<=6'b001_100;//NOP1 state
|
else control_state<=6'b101_000;
|
else control_state<=6'b101_000;
|
`jmp_register : if (takenD3) control_state<=6'b001_100;//NOP1 state
|
`jmp_register : if (takenD3) control_state<=6'b001_100;//NOP1 state
|
else control_state<=6'b101_000;
|
else control_state<=6'b101_000;
|
`mfhi: if (excuting_flag) begin
|
`mfhi: if (excuting_flag) begin
|
if (takenD3) control_state<=6'b001_100;//NOP1 state
|
if (takenD3) control_state<=6'b001_100;//NOP1 state
|
else control_state<=8'b00_000_010;
|
else control_state<=8'b00_000_010;
|
end else if (takenD3) control_state<=6'b001_100;//NOP1 state
|
end else if (takenD3) control_state<=6'b001_100;//NOP1 state
|
`mflo: if (excuting_flag) begin
|
`mflo: if (excuting_flag) begin
|
if (takenD3) control_state<=6'b001_100;//NOP1 state
|
if (takenD3) control_state<=6'b001_100;//NOP1 state
|
else control_state<=8'b00_000_010;
|
else control_state<=8'b00_000_010;
|
end else if (takenD3) control_state<=6'b001_100;//NOP1 state
|
end else if (takenD3) control_state<=6'b001_100;//NOP1 state
|
|
|
default: if (takenD3) control_state<=6'b001_100;//NOP1 state
|
default: if (takenD3) control_state<=6'b001_100;//NOP1 state
|
else control_state<=6'b00_0000;//for safety
|
else control_state<=6'b00_0000;//for safety
|
endcase
|
endcase
|
default : if (takenD3) control_state<=6'b001_100;//NOP1 state
|
default : if (takenD3) control_state<=6'b001_100;//NOP1 state
|
endcase
|
endcase
|
|
|
|
|
`endif
|
`endif
|
6'b???_010: case (control_state[7:6])
|
6'b???_010: case (control_state[7:6])
|
2'b00: control_state<=8'b01_000_010;
|
2'b00: control_state<=8'b01_000_010;
|
2'b01: if (!pause_out) control_state<=8'b11_000_010;//mul/div
|
2'b01: if (!pause_out) control_state<=8'b11_000_010;//mul/div
|
2'b11: control_state<=8'b10_000_010;
|
2'b11: control_state<=8'b10_000_010;
|
2'b10: control_state<=8'b00_000_110;//NOP
|
2'b10: control_state<=8'b00_000_110;//NOP
|
default: control_state<=8'h00;
|
default: control_state<=8'h00;
|
endcase
|
endcase
|
6'b???_110: control_state<=8'h01;//Jul.12.2004 PCC=save_pc;
|
6'b???_110: control_state<=8'h01;//Jul.12.2004 PCC=save_pc;
|
6'b???_001: control_state<=8'h00; //Jul.12.2004 MUL IDLE avoid interrupt
|
6'b???_001: control_state<=8'h00; //Jul.12.2004 MUL IDLE avoid interrupt
|
default: control_state<=8'h00;//for safety
|
default: control_state<=8'h00;//for safety
|
endcase
|
endcase
|
end
|
end
|
end
|
end
|
|
|
assign clear_int=control_state[2:0]==3'b101;//Jul.12.2004 interrupt_nop_state
|
assign clear_int=control_state[2:0]==3'b101;//Jul.12.2004 interrupt_nop_state
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_reset) nop_bit<=1'b0;
|
if (sync_reset) nop_bit<=1'b0;
|
else if (6'b000_100==control_state[5:0] && !takenD3) nop_bit<=1'b0;//Not taken
|
else if (6'b000_100==control_state[5:0] && !takenD3) nop_bit<=1'b0;//Not taken
|
else nop_bit<=control_state[2];
|
else nop_bit<=control_state[2];
|
end
|
end
|
assign NOP_Signal=nop_bit | control_state[1];//Jul.7.2004 int_bit mul_bit
|
assign NOP_Signal=nop_bit | control_state[1];//Jul.7.2004 int_bit mul_bit
|
|
|
|
|
ram_module_altera
|
ram_module_altera
|
|
|
|
|
|
|
`ifdef RAM4K
|
`ifdef RAM4K
|
|
|
ram(.clock(clock),.sync_reset(sync_reset),.IR(IR),.MOUT(MOUT),
|
ram(.clock(clock),.sync_reset(sync_reset),.IR(IR),.MOUT(MOUT),
|
.Paddr(PC[11:0]),.Daddr(DAddress[11:0]),.wren(MWriteD2),
|
.Paddr(PC[11:0]),.Daddr(DAddress[11:0]),.wren(MWriteD2),
|
.datain(memory_indata),.access_mode(M_access_modeD2),
|
.datain(memory_indata),.access_mode(M_access_modeD2),
|
.M_signed(M_signD2),.uread_port(uread_port),.write_busy(write_busy));
|
.M_signed(M_signD2),.uread_port(uread_port),.write_busy(write_busy));
|
`endif
|
`endif
|
`ifdef RAM16K
|
`ifdef RAM16K
|
|
|
ram(.clock(clock),.sync_reset(sync_reset),.IR(IR),.MOUT(MOUT),
|
ram(.clock(clock),.sync_reset(sync_reset),.IR(IR),.MOUT(MOUT),
|
.Paddr(PC[13:0]),.Daddr(DAddress[13:0]),.wren(MWriteD2),
|
.Paddr(PC[13:0]),.Daddr(DAddress[13:0]),.wren(MWriteD2),
|
.datain(memory_indata),.access_mode(M_access_modeD2),
|
.datain(memory_indata),.access_mode(M_access_modeD2),
|
.M_signed(M_signD2),.uread_port(uread_port),.write_busy(write_busy));
|
.M_signed(M_signD2),.uread_port(uread_port),.write_busy(write_busy));
|
|
|
|
|
|
|
`endif
|
`endif
|
|
|
`ifdef RAM32K
|
`ifdef RAM32K
|
ram(.clock(clock),.sync_reset(sync_reset),.IR(IR),.MOUT(MOUT),
|
ram(.clock(clock),.sync_reset(sync_reset),.IR(IR),.MOUT(MOUT),
|
.Paddr(PC[14:0]),.Daddr(DAddress[14:0]),.wren(MWriteD2),
|
.Paddr(PC[14:0]),.Daddr(DAddress[14:0]),.wren(MWriteD2),
|
.datain(memory_indata),.access_mode(M_access_modeD2),
|
.datain(memory_indata),.access_mode(M_access_modeD2),
|
.M_signed(M_signD2),.uread_port(uread_port),.write_busy(write_busy));
|
.M_signed(M_signD2),.uread_port(uread_port),.write_busy(write_busy));
|
`endif
|
`endif
|
|
|
|
|
|
|
|
|
endmodule</PRE>
|
endmodule</PRE>
|
</TH>
|
</TH>
|
</TR>
|
</TR>
|
</TBODY>
|
</TBODY>
|
</TABLE>
|
</TABLE>
|
<P><B>2.2.6 PC module</B></P>
|
<P><B>2.2.6 PC module</B></P>
|
<P>This module handles PC(program counter)</P>
|
<P>This module handles PC(program counter)</P>
|
<TABLE border="1">
|
<TABLE border="1">
|
<TBODY>
|
<TBODY>
|
<TR>
|
<TR>
|
<TH width="28" height="14" align="left">
|
<TH width="28" height="14" align="left">
|
<PRE>//Jun.30.2004 NOP_DISABLE BUG FIX
|
<PRE>//Jun.30.2004 NOP_DISABLE BUG FIX
|
`include "define.h"
|
`include "define.h"
|
module pc_module(clock,sync_reset,pc_commandD1,PCC,imm,ea_reg_source,takenD2,
|
module pc_module(clock,sync_reset,pc_commandD1,PCC,imm,ea_reg_source,takenD2,
|
takenD3 ,branchQQ,jumpQ,NOP_Signal,control_state,IMMD1, PCCDD);
|
takenD3 ,branchQQ,jumpQ,NOP_Signal,control_state,IMMD1, PCCDD);
|
input clock;
|
input clock;
|
input sync_reset;
|
input sync_reset;
|
input [31:0] ea_reg_source;
|
input [31:0] ea_reg_source;
|
input [2:0] pc_commandD1;
|
input [2:0] pc_commandD1;
|
input takenD2;
|
input takenD2;
|
input [25:0] imm;
|
input [25:0] imm;
|
input [25:0] IMMD1;
|
input [25:0] IMMD1;
|
`ifdef RAM4K
|
`ifdef RAM4K
|
output [11:0] PCC;
|
output [11:0] PCC;
|
`else
|
`else
|
output [25:0] PCC;
|
output [25:0] PCC;
|
`endif
|
`endif
|
|
|
|
|
input takenD3;
|
input takenD3;
|
input branchQQ,jumpQ;
|
input branchQQ,jumpQ;
|
input NOP_Signal;
|
input NOP_Signal;
|
input [7:0] control_state;
|
input [7:0] control_state;
|
|
|
reg [2:0] pc_commandD2,pc_commandD3;
|
reg [2:0] pc_commandD2,pc_commandD3;
|
|
|
`ifdef RAM4K
|
`ifdef RAM4K
|
reg [11:0] PC;
|
reg [11:0] PC;
|
reg [11:0] pcimm1D1,pcimm2D1;
|
reg [11:0] pcimm1D1,pcimm2D1;
|
reg [15:0] immD1;//
|
reg [15:0] immD1;//
|
reg [11:0] pcimm1D2,pcimm2D2,pcimm2D3;
|
reg [11:0] pcimm1D2,pcimm2D2,pcimm2D3;
|
reg [11:0] save_pc;
|
reg [11:0] save_pc;
|
wire [11:0] PCC;
|
wire [11:0] PCC;
|
output [11:0] PCCDD;
|
output [11:0] PCCDD;
|
reg [11:0] PCCD,PCCDD;
|
reg [11:0] PCCD,PCCDD;
|
`else
|
`else
|
reg [25:0] PC;
|
reg [25:0] PC;
|
reg [25:0] pcimm1D1,pcimm2D1;
|
reg [25:0] pcimm1D1,pcimm2D1;
|
reg [15:0] immD1;//
|
reg [15:0] immD1;//
|
reg [25:0] pcimm1D2,pcimm2D2,pcimm2D3;
|
reg [25:0] pcimm1D2,pcimm2D2,pcimm2D3;
|
reg [25:0] save_pc;
|
reg [25:0] save_pc;
|
wire [25:0] PCC;
|
wire [25:0] PCC;
|
output [25:0] PCCDD;
|
output [25:0] PCCDD;
|
reg [25:0] PCCD,PCCDD;
|
reg [25:0] PCCD,PCCDD;
|
|
|
`endif
|
`endif
|
|
|
reg takenD4;
|
reg takenD4;
|
reg branchQQQtakenD4;
|
reg branchQQQtakenD4;
|
|
|
|
|
|
|
//combination
|
//combination
|
|
|
always@(posedge clock) PCCD<=PCC;
|
always@(posedge clock) PCCD<=PCC;
|
always@(posedge clock) PCCDD<=PCCD;
|
always@(posedge clock) PCCDD<=PCCD;
|
|
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
pc_commandD2 <=pc_commandD1;
|
pc_commandD2 <=pc_commandD1;
|
|
|
end
|
end
|
//
|
//
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (NOP_Signal) pc_commandD3<=3'b000;//Jun.30.2004
|
if (NOP_Signal) pc_commandD3<=3'b000;//Jun.30.2004
|
else pc_commandD3 <=pc_commandD2;
|
else pc_commandD3 <=pc_commandD2;
|
|
|
end
|
end
|
|
|
always @(IMMD1 ) begin
|
always @(IMMD1 ) begin
|
pcimm1D1={IMMD1,2'b00};//Jul.7.2004 {imm[23:0],2'b00};//+{PC[25:2],2'b00};
|
pcimm1D1={IMMD1,2'b00};//Jul.7.2004 {imm[23:0],2'b00};//+{PC[25:2],2'b00};
|
|
|
end
|
end
|
|
|
|
|
`ifdef RAM4K
|
`ifdef RAM4K
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
pcimm2D1<={PC[11:2],2'b00};
|
pcimm2D1<={PC[11:2],2'b00};
|
end
|
end
|
`else
|
`else
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
pcimm2D1<={PC[25:2],2'b00};
|
pcimm2D1<={PC[25:2],2'b00};
|
end
|
end
|
|
|
`endif
|
`endif
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
pcimm1D2<=pcimm1D1;
|
pcimm1D2<=pcimm1D1;
|
|
|
end
|
end
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
|
|
pcimm2D2<={{8 {immD1[15]}},immD1[15:0],2'b00}+pcimm2D1;//Jul.14.2004
|
pcimm2D2<={{8 {immD1[15]}},immD1[15:0],2'b00}+pcimm2D1;//Jul.14.2004
|
end
|
end
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
pcimm2D3<=pcimm2D2;
|
pcimm2D3<=pcimm2D2;
|
end
|
end
|
|
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
immD1<=imm[15:0];//Jul.14.2004
|
immD1<=imm[15:0];//Jul.14.2004
|
end
|
end
|
|
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (control_state==8'b00_000_010) save_pc<=PCCDD;
|
if (control_state==8'b00_000_010) save_pc<=PCCDD;
|
end
|
end
|
|
|
|
|
|
|
|
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_reset) PC<=26'h0_00_0000_0000;
|
if (sync_reset) PC<=26'h0_00_0000_0000;
|
|
|
else if (branchQQQtakenD4) PC<=pcimm2D3+4;//NOP
|
else if (branchQQQtakenD4) PC<=pcimm2D3+4;//NOP
|
else if (jumpQ && !NOP_Signal) PC<=pcimm1D1+4;
|
else if (jumpQ && !NOP_Signal) PC<=pcimm1D1+4;
|
|
|
else if (pc_commandD3==`PC_REG) PC<=ea_reg_source[25:0]+4;
|
else if (pc_commandD3==`PC_REG) PC<=ea_reg_source[25:0]+4;
|
else if (control_state[2:0]==3'b110) PC<=save_pc+4;//mul/div
|
else if (control_state[2:0]==3'b110) PC<=save_pc+4;//mul/div
|
else case(pc_commandD1)
|
else case(pc_commandD1)
|
`PC_INC: PC<=PC+4;
|
`PC_INC: PC<=PC+4;
|
default: PC<=PC+4;
|
default: PC<=PC+4;
|
endcase
|
endcase
|
|
|
|
|
|
|
end
|
end
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_reset) takenD4<=1'b0;
|
if (sync_reset) takenD4<=1'b0;
|
else takenD4<=takenD3;
|
else takenD4<=takenD3;
|
|
|
end
|
end
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_reset) branchQQQtakenD4<=1'b0;
|
if (sync_reset) branchQQQtakenD4<=1'b0;
|
else branchQQQtakenD4<=branchQQ && takenD3;
|
else branchQQQtakenD4<=branchQQ && takenD3;
|
end
|
end
|
|
|
assign PCC= branchQQQtakenD4 ? pcimm2D3 :
|
assign PCC= branchQQQtakenD4 ? pcimm2D3 :
|
jumpQ && !NOP_Signal ? pcimm1D1 :
|
jumpQ && !NOP_Signal ? pcimm1D1 :
|
pc_commandD3==`PC_REG ? ea_reg_source[25:0] :
|
pc_commandD3==`PC_REG ? ea_reg_source[25:0] :
|
control_state[2:0] ==3'b110 ? save_pc:PC;//Jun.27.2004
|
control_state[2:0] ==3'b110 ? save_pc:PC;//Jun.27.2004
|
|
|
endmodule</PRE>
|
endmodule</PRE>
|
</TH>
|
</TH>
|
</TR>
|
</TR>
|
</TBODY>
|
</TBODY>
|
</TABLE>
|
</TABLE>
|
<P><BR>
|
<P><BR>
|
<B>2.2.7 Pipelined Regfile</B> <BR>
|
<B>2.2.7 Pipelined Regfile</B> <BR>
|
</P>
|
</P>
|
<P>32bitsx32word Register is rather big for FPGA. Therefore I implemented
|
<P>32bitsx32word Register is rather big for FPGA. Therefore I implemented
|
by using 3port RAM(or 2port RAMx2).<BR>
|
by using 3port RAM(or 2port RAMx2).<BR>
|
Data forwarding mechanism is must for pipelined processor.</P>
|
Data forwarding mechanism is must for pipelined processor.</P>
|
<P><IMG src="pipelined_reg.gif" width="1091" height="767" border="0"></P>
|
<P><IMG src="pipelined_reg.gif" width="1091" height="767" border="0"></P>
|
<TABLE border="1">
|
<TABLE border="1">
|
<TBODY>
|
<TBODY>
|
<TR>
|
<TR>
|
<TH width="28" height="14" align="left">
|
<TH width="28" height="14" align="left">
|
<PRE>//Jun.30.2004 Mux sentibity list bug fix
|
<PRE>//Jun.30.2004 Mux sentibity list bug fix
|
//Jul.2.2004 Cleanup
|
//Jul.2.2004 Cleanup
|
//Jul.7.2004 int bug fix
|
//Jul.7.2004 int bug fix
|
//Jan.20.2005 apply @*
|
//Jan.20.2005 apply @*
|
`include "define.h"
|
`include "define.h"
|
module Pipelined_RegFile(clock,sync_reset,
|
module Pipelined_RegFile(clock,sync_reset,
|
dest_addrD2,source_addr,target_addr, wren,memory_wdata,
|
dest_addrD2,source_addr,target_addr, wren,memory_wdata,
|
A_Right_SELD1,A_Left_SELD1,PCD1,IMMD1,ALU_FuncD2,Shift_FuncD2,
|
A_Right_SELD1,A_Left_SELD1,PCD1,IMMD1,ALU_FuncD2,Shift_FuncD2,
|
Shift_amountD2,RRegSelD1,MOUT,RF_inputD2,alu_source,alu_target,
|
Shift_amountD2,RRegSelD1,MOUT,RF_inputD2,alu_source,alu_target,
|
MWriteD2,MWriteD1,mul_alu_selD2,mul_div_funcD2,pause_out,
|
MWriteD2,MWriteD1,mul_alu_selD2,mul_div_funcD2,pause_out,
|
Shift_Amount_selD2,int_stateD1,PCCDD
|
Shift_Amount_selD2,int_stateD1,PCCDD
|
);
|
);
|
parameter adder_type="GENERIC";
|
parameter adder_type="GENERIC";
|
`ifdef RAM4K
|
`ifdef RAM4K
|
input [11:0] PCD1;
|
input [11:0] PCD1;
|
`else
|
`else
|
input [25:0] PCD1;
|
input [25:0] PCD1;
|
`endif
|
`endif
|
input [15:0] IMMD1;//Jul.6.2004
|
input [15:0] IMMD1;//Jul.6.2004
|
input [4:0] dest_addrD2;
|
input [4:0] dest_addrD2;
|
input [4:0] source_addr;
|
input [4:0] source_addr;
|
input [4:0] target_addr;
|
input [4:0] target_addr;
|
input wren;
|
input wren;
|
input clock;
|
input clock;
|
input A_Left_SELD1;
|
input A_Left_SELD1;
|
input [3:0] ALU_FuncD2;
|
input [3:0] ALU_FuncD2;
|
input [4:0] Shift_amountD2;
|
input [4:0] Shift_amountD2;
|
input [1:0] Shift_FuncD2;
|
input [1:0] Shift_FuncD2;
|
input [1:0] A_Right_SELD1;
|
input [1:0] A_Right_SELD1;
|
input sync_reset;
|
input sync_reset;
|
input [1:0] RRegSelD1;
|
input [1:0] RRegSelD1;
|
output [31:0] alu_target,alu_source;
|
output [31:0] alu_target,alu_source;
|
output [31:0] memory_wdata;
|
output [31:0] memory_wdata;
|
input [31:0] MOUT;
|
input [31:0] MOUT;
|
input [1:0] RF_inputD2;
|
input [1:0] RF_inputD2;
|
input MWriteD2,MWriteD1;
|
input MWriteD2,MWriteD1;
|
input [1:0] mul_alu_selD2;
|
input [1:0] mul_alu_selD2;
|
input [3:0] mul_div_funcD2;
|
input [3:0] mul_div_funcD2;
|
output pause_out;
|
output pause_out;
|
input Shift_Amount_selD2;
|
input Shift_Amount_selD2;
|
input int_stateD1;
|
input int_stateD1;
|
|
|
reg [31:0] AReg,NReg,RReg,DReg;
|
reg [31:0] AReg,NReg,RReg,DReg;
|
reg [31:0] alu_left_latch,alu_right_latch;
|
reg [31:0] alu_left_latch,alu_right_latch;
|
reg [31:0] memory_wdata;
|
reg [31:0] memory_wdata;
|
|
|
`ifdef RAM4K
|
`ifdef RAM4K
|
input [11:0] PCCDD;
|
input [11:0] PCCDD;
|
reg [11:0] PCD2;
|
reg [11:0] PCD2;
|
`else
|
`else
|
input [25:0] PCCDD;
|
input [25:0] PCCDD;
|
reg [25:0] PCD2;
|
reg [25:0] PCD2;
|
`endif
|
`endif
|
|
|
reg [15:0] IMMD2;//Jul.6.2004
|
reg [15:0] IMMD2;//Jul.6.2004
|
|
|
reg [4:0] dadrD3,dadrD4,dadrD5,dadrD6;
|
reg [4:0] dadrD3,dadrD4,dadrD5,dadrD6;
|
reg [4:0] sadrD1,sadrD2;
|
reg [4:0] sadrD1,sadrD2;
|
reg [4:0] tadrD1,tadrD2;
|
reg [4:0] tadrD1,tadrD2;
|
reg WD3,WD4,WD5,WD6;
|
reg WD3,WD4,WD5,WD6;
|
reg [1:0] A_Right_SELD2;
|
reg [1:0] A_Right_SELD2;
|
reg [1:0] RRegSelD2, RRegSelD3, RRegSelD4;
|
reg [1:0] RRegSelD2, RRegSelD3, RRegSelD4;
|
reg [31:0] RRegin;
|
reg [31:0] RRegin;
|
reg test1D,test2D;
|
reg test1D,test2D;
|
wire [31:0] alu_right;
|
wire [31:0] alu_right;
|
reg [31:0] alu_left;
|
reg [31:0] alu_left;
|
|
|
wire [31:0] source_out,target_out;
|
wire [31:0] source_out,target_out;
|
wire [31:0] alu_out,shift_out;
|
wire [31:0] alu_out,shift_out;
|
wire [31:0] alu_source=alu_left;
|
wire [31:0] alu_source=alu_left;
|
wire [31:0] alu_target=alu_right;
|
wire [31:0] alu_target=alu_right;
|
wire [31:0] regfile_in;
|
wire [31:0] regfile_in;
|
wire [31:0] test,test2;
|
wire [31:0] test,test2;
|
wire test1;
|
wire test1;
|
|
|
reg stest1D,stest2D;
|
reg stest1D,stest2D;
|
reg stest1D_dup1,stest1D_dup2,stest1D_dup3,stest1D_dup4;
|
reg stest1D_dup1,stest1D_dup2,stest1D_dup3,stest1D_dup4;
|
reg [31:0] mul_alu_out;
|
reg [31:0] mul_alu_out;
|
reg div_mode_ff;
|
reg div_mode_ff;
|
reg sign_ff;
|
reg sign_ff;
|
reg RRegSelD4_dup1,RRegSelD4_dup2,RRegSelD4_dup3;
|
reg RRegSelD4_dup1,RRegSelD4_dup2,RRegSelD4_dup3;
|
|
|
|
|
wire mul_div_enable,mul_div_sign,mul_div_mode;
|
wire mul_div_enable,mul_div_sign,mul_div_mode;
|
|
|
wire [31:0] mul_div_out;
|
wire [31:0] mul_div_out;
|
wire [31:0] c_mult;
|
wire [31:0] c_mult;
|
wire [4:0] Shift_Amount;
|
wire [4:0] Shift_Amount;
|
|
|
localparam [4:0] zero_=0,
|
localparam [4:0] zero_=0,
|
at_=1,
|
at_=1,
|
v0_=2,
|
v0_=2,
|
v1_=3,
|
v1_=3,
|
a0_=4,
|
a0_=4,
|
a1_=5,
|
a1_=5,
|
a2_=6,
|
a2_=6,
|
a3_=7,
|
a3_=7,
|
t0_=8, t1_=9,t2_=10,t3_=11,t4_=12,t5_=13,t6_=14,t7_=15,
|
t0_=8, t1_=9,t2_=10,t3_=11,t4_=12,t5_=13,t6_=14,t7_=15,
|
s0_=16,s1_=17,s2_=18,s3_=19,s4_=20,s5_=21,s6_=22,s7_=23,t8_=24,t9_=25,
|
s0_=16,s1_=17,s2_=18,s3_=19,s4_=20,s5_=21,s6_=22,s7_=23,t8_=24,t9_=25,
|
k0_=26,k1_=27,gp_=28,sp_=29,s8_=30,ra_=31;
|
k0_=26,k1_=27,gp_=28,sp_=29,s8_=30,ra_=31;
|
|
|
|
|
|
|
|
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
|
|
dadrD3<=dest_addrD2;
|
dadrD3<=dest_addrD2;
|
dadrD4<=dadrD3;
|
dadrD4<=dadrD3;
|
dadrD5<=dadrD4;
|
dadrD5<=dadrD4;
|
dadrD6<=dadrD5;
|
dadrD6<=dadrD5;
|
|
|
tadrD1<=target_addr;
|
tadrD1<=target_addr;
|
tadrD2<=tadrD1;
|
tadrD2<=tadrD1;
|
|
|
sadrD1<=source_addr;
|
sadrD1<=source_addr;
|
sadrD2<=sadrD1;
|
sadrD2<=sadrD1;
|
|
|
|
|
if ( (mul_div_funcD2 ==4'b0000 ) ||
|
if ( (mul_div_funcD2 ==4'b0000 ) ||
|
(mul_div_funcD2 ==4'b0001 ) ||
|
(mul_div_funcD2 ==4'b0001 ) ||
|
(mul_div_funcD2 ==4'b0010 ) ) WD3<=wren;//NOTHING,READLO/HI ˆÈŠO‚ł̓‰ƒCƒg‚ðŽ~‚ß‚é
|
(mul_div_funcD2 ==4'b0010 ) ) WD3<=wren;//NOTHING,READLO/HI ˆÈŠO‚ł̓‰ƒCƒg‚ðŽ~‚ß‚é
|
else WD3<=1'b0;
|
else WD3<=1'b0;
|
|
|
WD4<=WD3;
|
WD4<=WD3;
|
WD5<=WD4;
|
WD5<=WD4;
|
WD6<=WD5;
|
WD6<=WD5;
|
|
|
A_Right_SELD2<=A_Right_SELD1;
|
A_Right_SELD2<=A_Right_SELD1;
|
|
|
IMMD2<=IMMD1;
|
IMMD2<=IMMD1;
|
if (int_stateD1) PCD2<=PCCDD;//Jul.7.2004
|
if (int_stateD1) PCD2<=PCCDD;//Jul.7.2004
|
else PCD2<=PCD1;
|
else PCD2<=PCD1;
|
|
|
|
|
RRegSelD2<=RRegSelD1;
|
RRegSelD2<=RRegSelD1;
|
RRegSelD3<=RRegSelD2;
|
RRegSelD3<=RRegSelD2;
|
RRegSelD4<=RRegSelD3;
|
RRegSelD4<=RRegSelD3;
|
RRegSelD4_dup1<=RRegSelD3[0];
|
RRegSelD4_dup1<=RRegSelD3[0];
|
RRegSelD4_dup2<=RRegSelD3[0];
|
RRegSelD4_dup2<=RRegSelD3[0];
|
RRegSelD4_dup3<=RRegSelD3[0];
|
RRegSelD4_dup3<=RRegSelD3[0];
|
|
|
|
|
end
|
end
|
|
|
|
|
|
|
//AReg
|
//AReg
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
|
|
case (RF_inputD2)
|
case (RF_inputD2)
|
`RF_ALU_sel : AReg<=alu_out;
|
`RF_ALU_sel : AReg<=alu_out;
|
`RF_Shifter_sel: AReg<=shift_out;
|
`RF_Shifter_sel: AReg<=shift_out;
|
`SHIFT16_SEL: AReg<= {IMMD2[15:0],16'h00};
|
`SHIFT16_SEL: AReg<= {IMMD2[15:0],16'h00};
|
`RF_PC_SEL : AReg<=mul_alu_out;
|
`RF_PC_SEL : AReg<=mul_alu_out;
|
endcase
|
endcase
|
end
|
end
|
|
|
//ARegSel
|
//ARegSel
|
always @(*) begin//Mar.5.2005
|
always @(*) begin//Mar.5.2005
|
if (! mul_alu_selD2[1] ) mul_alu_out={6'b00_0000,PCD2};
|
if (! mul_alu_selD2[1] ) mul_alu_out={6'b00_0000,PCD2};
|
else mul_alu_out=c_mult;
|
else mul_alu_out=c_mult;
|
end
|
end
|
|
|
|
|
|
|
|
|
//NReg
|
//NReg
|
always @(posedge clock) NReg<=AReg;
|
always @(posedge clock) NReg<=AReg;
|
|
|
|
|
//RReg
|
//RReg
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
case (RRegSelD4_dup1)
|
case (RRegSelD4_dup1)
|
`MOUT_SEL : RReg<=MOUT;
|
`MOUT_SEL : RReg<=MOUT;
|
`NREG_SEL: RReg<=NReg;
|
`NREG_SEL: RReg<=NReg;
|
default : RReg<=MOUT;
|
default : RReg<=MOUT;
|
endcase
|
endcase
|
end
|
end
|
|
|
//DReg
|
//DReg
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
DReg<=RReg;
|
DReg<=RReg;
|
end
|
end
|
|
|
|
|
|
|
|
|
always @(*) begin
|
always @(*) begin
|
case (RRegSelD4_dup2)
|
case (RRegSelD4_dup2)
|
`MOUT_SEL : RRegin=MOUT;
|
`MOUT_SEL : RRegin=MOUT;
|
`NREG_SEL: RRegin=NReg;
|
`NREG_SEL: RRegin=NReg;
|
default : RRegin=MOUT;
|
default : RRegin=MOUT;
|
endcase
|
endcase
|
end
|
end
|
//target_reg
|
//target_reg
|
always @(*) memory_wdata=alu_right;
|
always @(*) memory_wdata=alu_right;
|
|
|
mul_div MulDiv(.clock(clock),.sync_reset(sync_reset),.a(alu_left),.b(alu_right),
|
mul_div MulDiv(.clock(clock),.sync_reset(sync_reset),.a(alu_left),.b(alu_right),
|
.mul_div_out(c_mult),.mul_div_sign(mul_div_funcD2[1]),
|
.mul_div_out(c_mult),.mul_div_sign(mul_div_funcD2[1]),
|
.mul_div_word(1'b1),.mul_div_mode(mul_div_funcD2[2]),
|
.mul_div_word(1'b1),.mul_div_mode(mul_div_funcD2[2]),
|
.stop_state(pause_out),.mul_div_enable(mul_div_funcD2[3]),.lohi(mul_div_funcD2[0]));
|
.stop_state(pause_out),.mul_div_enable(mul_div_funcD2[3]),.lohi(mul_div_funcD2[0]));
|
|
|
assign mul_div_enable= mul_div_funcD2;
|
assign mul_div_enable= mul_div_funcD2;
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_reset) div_mode_ff<=1'b0;
|
if (sync_reset) div_mode_ff<=1'b0;
|
else if (mul_div_enable) div_mode_ff<=mul_div_mode;
|
else if (mul_div_enable) div_mode_ff<=mul_div_mode;
|
end
|
end
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
if (sync_reset) sign_ff<=1'b0;
|
if (sync_reset) sign_ff<=1'b0;
|
else if (mul_div_enable) sign_ff<=mul_div_sign;
|
else if (mul_div_enable) sign_ff<=mul_div_sign;
|
end
|
end
|
|
|
assign mul_div_mode=!(IMMD2[1] ==`MUL_DIV_MUL_SEL);//div high / mul low
|
assign mul_div_mode=!(IMMD2[1] ==`MUL_DIV_MUL_SEL);//div high / mul low
|
assign mul_div_sign=!IMMD2[0];
|
assign mul_div_sign=!IMMD2[0];
|
|
|
|
|
|
|
alu alu1(.a(alu_left),.b(alu_right),.alu_func(ALU_FuncD2),.alu_out(alu_out));
|
alu alu1(.a(alu_left),.b(alu_right),.alu_func(ALU_FuncD2),.alu_out(alu_out));
|
|
|
|
|
|
|
shifter sh1(.a(alu_right),.shift_out(shift_out),.shift_func(Shift_FuncD2),
|
shifter sh1(.a(alu_right),.shift_out(shift_out),.shift_func(Shift_FuncD2),
|
.shift_amount(Shift_Amount));
|
.shift_amount(Shift_Amount));
|
|
|
assign Shift_Amount=Shift_Amount_selD2==`SHIFT_AMOUNT_REG_SEL ?
|
assign Shift_Amount=Shift_Amount_selD2==`SHIFT_AMOUNT_REG_SEL ?
|
alu_left[4:0] : Shift_amountD2;
|
alu_left[4:0] : Shift_amountD2;
|
|
|
|
|
//alu left latch
|
//alu left latch
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
begin
|
begin
|
if (sadrD1==dadrD4 && WD4) alu_left_latch<=RRegin;
|
if (sadrD1==dadrD4 && WD4) alu_left_latch<=RRegin;
|
//OK
|
//OK
|
else if (sadrD1==dadrD5 && WD5) alu_left_latch<=RReg;//This must be priority encoder
|
else if (sadrD1==dadrD5 && WD5) alu_left_latch<=RReg;//This must be priority encoder
|
else if (sadrD1==dadrD6 && WD6) alu_left_latch<=DReg;
|
else if (sadrD1==dadrD6 && WD6) alu_left_latch<=DReg;
|
else alu_left_latch<=source_out;
|
else alu_left_latch<=source_out;
|
end
|
end
|
end
|
end
|
|
|
|
|
//alu right latch
|
//alu right latch
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
begin
|
begin
|
case (A_Right_SELD1)
|
case (A_Right_SELD1)
|
`Imm_signed : alu_right_latch<={ {16{IMMD1[15]}},IMMD1[15:0]};
|
`Imm_signed : alu_right_latch<={ {16{IMMD1[15]}},IMMD1[15:0]};
|
`Imm_unsigned : alu_right_latch<={ 16'h000,IMMD1[15:0]};
|
`Imm_unsigned : alu_right_latch<={ 16'h000,IMMD1[15:0]};
|
`A_RIGHT_ERT : begin
|
`A_RIGHT_ERT : begin
|
|
|
if (tadrD1==dadrD4 && WD4 ) alu_right_latch<=RRegin;
|
if (tadrD1==dadrD4 && WD4 ) alu_right_latch<=RRegin;
|
else //OK
|
else //OK
|
if (tadrD1==dadrD5 && WD5 ) alu_right_latch<=RReg;
|
if (tadrD1==dadrD5 && WD5 ) alu_right_latch<=RReg;
|
else if (tadrD1==dadrD6 && WD6) alu_right_latch<=DReg;
|
else if (tadrD1==dadrD6 && WD6) alu_right_latch<=DReg;
|
else alu_right_latch<=target_out;
|
else alu_right_latch<=target_out;
|
end
|
end
|
`IMM_26_SEL : begin
|
`IMM_26_SEL : begin
|
alu_right_latch<={6'b00_0000,IMMD1};
|
alu_right_latch<={6'b00_0000,IMMD1};
|
end
|
end
|
default : alu_right_latch<={ {16{IMMD1[15]}},IMMD1[15:0]};
|
default : alu_right_latch<={ {16{IMMD1[15]}},IMMD1[15:0]};
|
endcase
|
endcase
|
end
|
end
|
end
|
end
|
`ifdef ALTERA
|
`ifdef ALTERA
|
ram_regfile32xx32 RFile(
|
ram_regfile32xx32 RFile(
|
.data(regfile_in),
|
.data(regfile_in),
|
.wraddress(dadrD5),
|
.wraddress(dadrD5),
|
.rdaddress_a(target_addr),
|
.rdaddress_a(target_addr),
|
.rdaddress_b(source_addr),
|
.rdaddress_b(source_addr),
|
.wren(WD5),
|
.wren(WD5),
|
.clock(clock),
|
.clock(clock),
|
.qa(target_out),
|
.qa(target_out),
|
.qb(source_out));
|
.qb(source_out));
|
`else
|
`else
|
|
|
ram32x32_xilinx RFile (
|
ram32x32_xilinx RFile (
|
.data(regfile_in),
|
.data(regfile_in),
|
.wraddress(dadrD5),
|
.wraddress(dadrD5),
|
.rdaddress_a(target_addr),
|
.rdaddress_a(target_addr),
|
.rdaddress_b(source_addr),
|
.rdaddress_b(source_addr),
|
.wren(WD5),
|
.wren(WD5),
|
.clock(clock),
|
.clock(clock),
|
.qa(target_out),
|
.qa(target_out),
|
.qb(source_out));
|
.qb(source_out));
|
`endif
|
`endif
|
assign regfile_in=dadrD5==5'b0_0000 ? 32'h0000_0000 :RReg;
|
assign regfile_in=dadrD5==5'b0_0000 ? 32'h0000_0000 :RReg;
|
|
|
|
|
|
|
|
|
always @* begin //
|
always @* begin //
|
case (stest1D_dup1)
|
case (stest1D_dup1)
|
1'b1: alu_left[7:0]=AReg[7:0];
|
1'b1: alu_left[7:0]=AReg[7:0];
|
1'b0:
|
1'b0:
|
case(stest2D)
|
case(stest2D)
|
1'b1:
|
1'b1:
|
case (RRegSelD4_dup3)
|
case (RRegSelD4_dup3)
|
`MOUT_SEL : alu_left[7:0]=MOUT[7:0];
|
`MOUT_SEL : alu_left[7:0]=MOUT[7:0];
|
`NREG_SEL: alu_left[7:0]=NReg[7:0];
|
`NREG_SEL: alu_left[7:0]=NReg[7:0];
|
endcase
|
endcase
|
1'b0: alu_left[7:0]=alu_left_latch[7:0];
|
1'b0: alu_left[7:0]=alu_left_latch[7:0];
|
endcase
|
endcase
|
endcase
|
endcase
|
end
|
end
|
|
|
always @* begin //
|
always @* begin //
|
case (stest1D_dup2)
|
case (stest1D_dup2)
|
1'b1: alu_left[15:8]=AReg[15:8];
|
1'b1: alu_left[15:8]=AReg[15:8];
|
1'b0:
|
1'b0:
|
case(stest2D)
|
case(stest2D)
|
1'b1:
|
1'b1:
|
case (RRegSelD4_dup3)
|
case (RRegSelD4_dup3)
|
`MOUT_SEL : alu_left[15:8]=MOUT[15:8];
|
`MOUT_SEL : alu_left[15:8]=MOUT[15:8];
|
`NREG_SEL: alu_left[15:8]=NReg[15:8];
|
`NREG_SEL: alu_left[15:8]=NReg[15:8];
|
endcase
|
endcase
|
1'b0: alu_left[15:8]=alu_left_latch[15:8];
|
1'b0: alu_left[15:8]=alu_left_latch[15:8];
|
endcase
|
endcase
|
endcase
|
endcase
|
end
|
end
|
|
|
always @* begin//
|
always @* begin//
|
case (stest1D_dup3)
|
case (stest1D_dup3)
|
1'b1: alu_left[23:16]=AReg[23:16];
|
1'b1: alu_left[23:16]=AReg[23:16];
|
1'b0:
|
1'b0:
|
case(stest2D)
|
case(stest2D)
|
1'b1:
|
1'b1:
|
case (RRegSelD4_dup3)
|
case (RRegSelD4_dup3)
|
`MOUT_SEL : alu_left[23:16]=MOUT[23:16];
|
`MOUT_SEL : alu_left[23:16]=MOUT[23:16];
|
`NREG_SEL: alu_left[23:16]=NReg[23:16];
|
`NREG_SEL: alu_left[23:16]=NReg[23:16];
|
endcase
|
endcase
|
1'b0: alu_left[23:16]=alu_left_latch[23:16];
|
1'b0: alu_left[23:16]=alu_left_latch[23:16];
|
endcase
|
endcase
|
endcase
|
endcase
|
end
|
end
|
|
|
always @* begin //
|
always @* begin //
|
case (stest1D_dup4)
|
case (stest1D_dup4)
|
1'b1: alu_left[31:24]=AReg[31:24];
|
1'b1: alu_left[31:24]=AReg[31:24];
|
1'b0:
|
1'b0:
|
case(stest2D)
|
case(stest2D)
|
1'b1:
|
1'b1:
|
case (RRegSelD4_dup3)
|
case (RRegSelD4_dup3)
|
`MOUT_SEL : alu_left[31:24]=MOUT[31:24];
|
`MOUT_SEL : alu_left[31:24]=MOUT[31:24];
|
`NREG_SEL: alu_left[31:24]=NReg[31:24];
|
`NREG_SEL: alu_left[31:24]=NReg[31:24];
|
endcase
|
endcase
|
1'b0: alu_left[31:24]=alu_left_latch[31:24];
|
1'b0: alu_left[31:24]=alu_left_latch[31:24];
|
endcase
|
endcase
|
endcase
|
endcase
|
end
|
end
|
|
|
|
|
|
|
|
|
assign alu_right=test1D ? AReg :
|
assign alu_right=test1D ? AReg :
|
test2D ? RRegin : alu_right_latch;
|
test2D ? RRegin : alu_right_latch;
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
stest1D<=(sadrD1==dest_addrD2) && wren;
|
stest1D<=(sadrD1==dest_addrD2) && wren;
|
stest1D_dup1<=(sadrD1==dest_addrD2) && wren;
|
stest1D_dup1<=(sadrD1==dest_addrD2) && wren;
|
stest1D_dup2<=(sadrD1==dest_addrD2) && wren;
|
stest1D_dup2<=(sadrD1==dest_addrD2) && wren;
|
stest1D_dup3<=(sadrD1==dest_addrD2) && wren;
|
stest1D_dup3<=(sadrD1==dest_addrD2) && wren;
|
stest1D_dup4<=(sadrD1==dest_addrD2) && wren;
|
stest1D_dup4<=(sadrD1==dest_addrD2) && wren;
|
|
|
end
|
end
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
stest2D<=(sadrD1==dadrD3) && WD3 ;
|
stest2D<=(sadrD1==dadrD3) && WD3 ;
|
end
|
end
|
|
|
|
|
|
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
test1D<=tadrD1==dest_addrD2 && (wren ) && A_Right_SELD1==`A_RIGHT_ERT;
|
test1D<=tadrD1==dest_addrD2 && (wren ) && A_Right_SELD1==`A_RIGHT_ERT;
|
end
|
end
|
|
|
always @(posedge clock) begin
|
always @(posedge clock) begin
|
test2D<=tadrD1==dadrD3 && (WD3 ) && A_Right_SELD1==`A_RIGHT_ERT;
|
test2D<=tadrD1==dadrD3 && (WD3 ) && A_Right_SELD1==`A_RIGHT_ERT;
|
end
|
end
|
|
|
|
|
`ifdef Veritak
|
`ifdef Veritak
|
reg [30*8:1] alu_function;
|
reg [30*8:1] alu_function;
|
reg [30*8:1] shift_function;
|
reg [30*8:1] shift_function;
|
reg [30*8:1] AReg_Input_Sel;
|
reg [30*8:1] AReg_Input_Sel;
|
|
|
always @*//Jan.20.2005 @(ALU_FuncD2,alu_left,alu_right)
|
always @*//Jan.20.2005 @(ALU_FuncD2,alu_left,alu_right)
|
case (ALU_FuncD2)
|
case (ALU_FuncD2)
|
`ALU_NOTHING : $sprintf(alu_function,"non_operation");
|
`ALU_NOTHING : $sprintf(alu_function,"non_operation");
|
`ALU_ADD : $sprintf(alu_function,"ADD %h,%h",alu_left,alu_right);
|
`ALU_ADD : $sprintf(alu_function,"ADD %h,%h",alu_left,alu_right);
|
`ALU_SUBTRACT :$sprintf(alu_function,"SUB %h,%h,alu_left,alu_right");
|
`ALU_SUBTRACT :$sprintf(alu_function,"SUB %h,%h,alu_left,alu_right");
|
`ALU_LESS_THAN_UNSIGNED :$sprintf(alu_function ,"LT_Unsigned %h,%h",alu_left,alu_right);
|
`ALU_LESS_THAN_UNSIGNED :$sprintf(alu_function ,"LT_Unsigned %h,%h",alu_left,alu_right);
|
`ALU_LESS_THAN_SIGNED : $sprintf(alu_function,"LT_Signed %h,%h",alu_left,alu_right);
|
`ALU_LESS_THAN_SIGNED : $sprintf(alu_function,"LT_Signed %h,%h",alu_left,alu_right);
|
`ALU_OR : $sprintf(alu_function,"OR %h,%h",alu_left,alu_right);
|
`ALU_OR : $sprintf(alu_function,"OR %h,%h",alu_left,alu_right);
|
`ALU_AND : $sprintf(alu_function,"XOR %h,%h,alu_left,alu_right");
|
`ALU_AND : $sprintf(alu_function,"XOR %h,%h,alu_left,alu_right");
|
`ALU_XOR : $sprintf(alu_function,"AND %h,%h",alu_left,alu_right);
|
`ALU_XOR : $sprintf(alu_function,"AND %h,%h",alu_left,alu_right);
|
`ALU_NOR : $sprintf(alu_function,"NOR %h,%h",alu_left,alu_right);
|
`ALU_NOR : $sprintf(alu_function,"NOR %h,%h",alu_left,alu_right);
|
default: $sprintf(alu_function,"non_operation");
|
default: $sprintf(alu_function,"non_operation");
|
endcase
|
endcase
|
|
|
always @* begin //
|
always @* begin //
|
case (Shift_FuncD2)
|
case (Shift_FuncD2)
|
`SHIFT_LEFT : $sprintf(shift_function,"SLL %d",Shift_Amount);
|
`SHIFT_LEFT : $sprintf(shift_function,"SLL %d",Shift_Amount);
|
`SHIFT_RIGHT_UNSIGNED : $sprintf(shift_function,"SLR %d",Shift_Amount);
|
`SHIFT_RIGHT_UNSIGNED : $sprintf(shift_function,"SLR %d",Shift_Amount);
|
`SHIFT_RIGHT_SIGNED : $sprintf(shift_function,"SAR %d",Shift_Amount);
|
`SHIFT_RIGHT_SIGNED : $sprintf(shift_function,"SAR %d",Shift_Amount);
|
default: $sprintf(shift_function,"non_operation");
|
default: $sprintf(shift_function,"non_operation");
|
endcase
|
endcase
|
end
|
end
|
|
|
|
|
always @* begin //
|
always @* begin //
|
case (RF_inputD2)
|
case (RF_inputD2)
|
`RF_ALU_sel : $sprintf(AReg_Input_Sel,"ALU");
|
`RF_ALU_sel : $sprintf(AReg_Input_Sel,"ALU");
|
`RF_Shifter_sel: $sprintf(AReg_Input_Sel,"Shifter");
|
`RF_Shifter_sel: $sprintf(AReg_Input_Sel,"Shifter");
|
`SHIFT16_SEL: $sprintf(AReg_Input_Sel,"IMM16<<16");
|
`SHIFT16_SEL: $sprintf(AReg_Input_Sel,"IMM16<<16");
|
`RF_PC_SEL : $sprintf(AReg_Input_Sel,"PC/MulOutSEL");
|
`RF_PC_SEL : $sprintf(AReg_Input_Sel,"PC/MulOutSEL");
|
endcase
|
endcase
|
end
|
end
|
|
|
|
|
`endif
|
`endif
|
|
|
|
|
|
|
|
|
endmodule</PRE>
|
endmodule</PRE>
|
</TH>
|
</TH>
|
</TR>
|
</TR>
|
</TBODY>
|
</TBODY>
|
</TABLE>
|
</TABLE>
|
<P><B>2.2.8 UART Write Port</B> <BR>
|
<P><B>2.2.8 UART Write Port</B> <BR>
|
<BR>
|
<BR>
|
With 512 Bytes FIFO Uart Write Port.115.2KBPS in 50MHz System Clock.</P>
|
With 512 Bytes FIFO Uart Write Port.115.2KBPS in 50MHz System Clock.</P>
|
<TABLE border="1">
|
<TABLE border="1">
|
<TBODY>
|
<TBODY>
|
<TR>
|
<TR>
|
<TH width="28" height="14" align="left">
|
<TH width="28" height="14" align="left">
|
<PRE>`include "define.h"
|
<PRE>`include "define.h"
|
//Apr.5.2005 Tak.Sugawara
|
//Apr.5.2005 Tak.Sugawara
|
//Jul.14.2004
|
//Jul.14.2004
|
|
|
|
|
module uart_write( sync_reset, clk, txd, data_in , write_request,write_done,write_busy);
|
module uart_write( sync_reset, clk, txd, data_in , write_request,write_done,write_busy);
|
input sync_reset,clk;
|
input sync_reset,clk;
|
input [7:0] data_in;
|
input [7:0] data_in;
|
input write_request;
|
input write_request;
|
output txd,write_done;
|
output txd,write_done;
|
output write_busy;
|
output write_busy;
|
|
|
|
|
|
|
wire queue_full;
|
wire queue_full;
|
wire queing, read_request;
|
wire queing, read_request;
|
wire [7:0] queue_data;
|
wire [7:0] queue_data;
|
reg read_request_ff;
|
reg read_request_ff;
|
|
|
|
|
//________|--|___write_request (upper module : its period should be 1clock time.)
|
//________|--|___write_request (upper module : its period should be 1clock time.)
|
//__________________________|-|______write_done (Responds by this module posedge interrupt)
|
//__________________________|-|______write_done (Responds by this module posedge interrupt)
|
//With 512Bytes FIFO.
|
//With 512Bytes FIFO.
|
//No error handling is supported.
|
//No error handling is supported.
|
|
|
reg [8:0] clk_ctr;
|
reg [8:0] clk_ctr;
|
reg [2:0] bit_ctr;
|
reg [2:0] bit_ctr;
|
reg [2:0] ua_state;
|
reg [2:0] ua_state;
|
reg [7:0] tx_sr;
|
reg [7:0] tx_sr;
|
reg write_done_n;
|
reg write_done_n;
|
reg txd;
|
reg txd;
|
|
|
wire clk_ctr_equ15, clk_ctr_equ31, bit_ctr_equ7,
|
wire clk_ctr_equ15, clk_ctr_equ31, bit_ctr_equ7,
|
clk_ctr_enable_state, bit_ctr_enable_state ;
|
clk_ctr_enable_state, bit_ctr_enable_state ;
|
wire tx_state;
|
wire tx_state;
|
wire empty;
|
wire empty;
|
assign write_busy=queue_full;//Apr.2.2005
|
assign write_busy=queue_full;//Apr.2.2005
|
|
|
always @ (posedge clk) begin
|
always @ (posedge clk) begin
|
if (sync_reset) read_request_ff<=1'b0;
|
if (sync_reset) read_request_ff<=1'b0;
|
else read_request_ff<=read_request;
|
else read_request_ff<=read_request;
|
end
|
end
|
|
|
assign queing= !empty;
|
assign queing= !empty;
|
assign read_request = queing && ua_state==3'b000;//Jul.14.2004
|
assign read_request = queing && ua_state==3'b000;//Jul.14.2004
|
|
|
assign write_done=ua_state==3'b101;
|
assign write_done=ua_state==3'b101;
|
|
|
`ifdef ALTERA
|
`ifdef ALTERA
|
fifo512_cyclone fifo(
|
fifo512_cyclone fifo(
|
.data(data_in),
|
.data(data_in),
|
.wrreq(write_request),
|
.wrreq(write_request),
|
.rdreq(read_request),
|
.rdreq(read_request),
|
.clock(clk),
|
.clock(clk),
|
.q(queue_data),
|
.q(queue_data),
|
.full(queue_full),
|
.full(queue_full),
|
.empty(empty));
|
.empty(empty));
|
`else//XILINX coregen
|
`else//XILINX coregen
|
|
|
fifo fifo(
|
fifo fifo(
|
.clk(clk),
|
.clk(clk),
|
.sinit(sync_reset),
|
.sinit(sync_reset),
|
.din(data_in),
|
.din(data_in),
|
.wr_en(write_request),
|
.wr_en(write_request),
|
.rd_en(read_request),
|
.rd_en(read_request),
|
.dout(queue_data),
|
.dout(queue_data),
|
.full(queue_full),
|
.full(queue_full),
|
.empty(empty));
|
.empty(empty));
|
|
|
|
|
`endif
|
`endif
|
|
|
|
|
|
|
// 7bit counter
|
// 7bit counter
|
always @(posedge clk ) begin
|
always @(posedge clk ) begin
|
if (sync_reset)
|
if (sync_reset)
|
clk_ctr <= 0;
|
clk_ctr <= 0;
|
else if (clk_ctr_enable_state && clk_ctr_equ31) clk_ctr<=0;
|
else if (clk_ctr_enable_state && clk_ctr_equ31) clk_ctr<=0;
|
else if (clk_ctr_enable_state) clk_ctr <= clk_ctr + 1;
|
else if (clk_ctr_enable_state) clk_ctr <= clk_ctr + 1;
|
else clk_ctr <= 0;
|
else clk_ctr <= 0;
|
end
|
end
|
|
|
|
|
assign clk_ctr_equ15 = clk_ctr==`COUNTER_VALUE1;
|
assign clk_ctr_equ15 = clk_ctr==`COUNTER_VALUE1;
|
assign clk_ctr_equ31 = clk_ctr==`COUNTER_VALUE2;
|
assign clk_ctr_equ31 = clk_ctr==`COUNTER_VALUE2;
|
|
|
// 3bit counter
|
// 3bit counter
|
always @(posedge clk) begin
|
always @(posedge clk) begin
|
if (sync_reset)
|
if (sync_reset)
|
bit_ctr <= 0;
|
bit_ctr <= 0;
|
else if (bit_ctr_enable_state) begin
|
else if (bit_ctr_enable_state) begin
|
if (clk_ctr_equ15)
|
if (clk_ctr_equ15)
|
bit_ctr <= bit_ctr + 1;
|
bit_ctr <= bit_ctr + 1;
|
end
|
end
|
else
|
else
|
bit_ctr <= 0;
|
bit_ctr <= 0;
|
end
|
end
|
|
|
assign bit_ctr_equ7 = (bit_ctr==7);
|
assign bit_ctr_equ7 = (bit_ctr==7);
|
|
|
|
|
|
|
assign clk_ctr_enable_state = bit_ctr_enable_state || ua_state==3'b001 || ua_state==3'b100 ;
|
assign clk_ctr_enable_state = bit_ctr_enable_state || ua_state==3'b001 || ua_state==3'b100 ;
|
assign bit_ctr_enable_state = ua_state==3'b010 || ua_state==3'b011;
|
assign bit_ctr_enable_state = ua_state==3'b010 || ua_state==3'b011;
|
|
|
|
|
always @(posedge clk ) begin
|
always @(posedge clk ) begin
|
if (sync_reset) ua_state <= 3'b000;
|
if (sync_reset) ua_state <= 3'b000;
|
else begin
|
else begin
|
case (ua_state)
|
case (ua_state)
|
3'b000: if (queing) ua_state <= 3'b001; //wait write_request
|
3'b000: if (queing) ua_state <= 3'b001; //wait write_request
|
3'b001: if ( clk_ctr_equ15) ua_state <= 3'b010; // write start bit
|
3'b001: if ( clk_ctr_equ15) ua_state <= 3'b010; // write start bit
|
3'b010: if (bit_ctr_equ7 & clk_ctr_equ15) ua_state <= 3'b011; // start bit, bit0-7 data send
|
3'b010: if (bit_ctr_equ7 & clk_ctr_equ15) ua_state <= 3'b011; // start bit, bit0-7 data send
|
3'b011: if (clk_ctr_equ15) ua_state <= 3'b100; // bit7 data send
|
3'b011: if (clk_ctr_equ15) ua_state <= 3'b100; // bit7 data send
|
3'b100: if (clk_ctr_equ15) ua_state <= 3'b101; // stop bit // stop bit send
|
3'b100: if (clk_ctr_equ15) ua_state <= 3'b101; // stop bit // stop bit send
|
3'b101: ua_state <= 3'h0; // TAK // byte read cycle end
|
3'b101: ua_state <= 3'h0; // TAK // byte read cycle end
|
default: ua_state <= 3'h0;
|
default: ua_state <= 3'h0;
|
endcase
|
endcase
|
end
|
end
|
end
|
end
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// tx shift reg.
|
// tx shift reg.
|
always @(posedge clk ) begin
|
always @(posedge clk ) begin
|
if (sync_reset) tx_sr<=0;
|
if (sync_reset) tx_sr<=0;
|
else if (read_request_ff) tx_sr <= queue_data[7:0]; //data_in[7:0]; // load
|
else if (read_request_ff) tx_sr <= queue_data[7:0]; //data_in[7:0]; // load
|
else if (tx_state ) tx_sr <= {1'b0, tx_sr[7:1]};
|
else if (tx_state ) tx_sr <= {1'b0, tx_sr[7:1]};
|
end
|
end
|
|
|
assign tx_state=( ua_state==3'h2 || ua_state==3'h3) && clk_ctr_equ15;
|
assign tx_state=( ua_state==3'h2 || ua_state==3'h3) && clk_ctr_equ15;
|
|
|
|
|
// tx
|
// tx
|
always @(posedge clk ) begin
|
always @(posedge clk ) begin
|
if (sync_reset) txd <=1'b1;
|
if (sync_reset) txd <=1'b1;
|
else if (sync_reset) txd<=1'b1;
|
else if (sync_reset) txd<=1'b1;
|
else if (ua_state==3'h0) txd<=1'b1;
|
else if (ua_state==3'h0) txd<=1'b1;
|
else if (ua_state==3'h1 && clk_ctr_equ15) txd<=1'b0; // start bit
|
else if (ua_state==3'h1 && clk_ctr_equ15) txd<=1'b0; // start bit
|
else if (ua_state==3'h2 && clk_ctr_equ15) txd<=tx_sr[0];
|
else if (ua_state==3'h2 && clk_ctr_equ15) txd<=tx_sr[0];
|
else if (ua_state==3'h3 && clk_ctr_equ15) txd<=1'b1; // stop bit
|
else if (ua_state==3'h3 && clk_ctr_equ15) txd<=1'b1; // stop bit
|
end
|
end
|
endmodule
|
endmodule
|
</PRE>
|
</PRE>
|
</TH>
|
</TH>
|
</TR>
|
</TR>
|
</TBODY>
|
</TBODY>
|
</TABLE>
|
</TABLE>
|
<P><BR>
|
<P><BR>
|
<B>2.2.9 UART READ PORT</B><BR>
|
<B>2.2.9 UART READ PORT</B><BR>
|
<BR>
|
<BR>
|
Host must service within 1-byte time because of no fifo.</P>
|
Host must service within 1-byte time because of no fifo.</P>
|
<TABLE border="1">
|
<TABLE border="1">
|
<TBODY>
|
<TBODY>
|
<TR>
|
<TR>
|
<TH width="28" height="14" align="left">
|
<TH width="28" height="14" align="left">
|
<PRE>`include "define.h"
|
<PRE>`include "define.h"
|
|
|
|
|
|
|
|
|
|
|
module uart_read( sync_reset, clk, rxd,buffer_reg, int_req);
|
module uart_read( sync_reset, clk, rxd,buffer_reg, int_req);
|
input sync_reset;
|
input sync_reset;
|
input clk, rxd;
|
input clk, rxd;
|
output [7:0] buffer_reg;
|
output [7:0] buffer_reg;
|
output int_req;
|
output int_req;
|
|
|
|
|
//________|-|______int_req (This module,, posedge interrupt)
|
//________|-|______int_req (This module,, posedge interrupt)
|
//
|
//
|
//Spec. Upper module must service within 115.2Kbpsx8bit time. Maybe enough time...
|
//Spec. Upper module must service within 115.2Kbpsx8bit time. Maybe enough time...
|
//
|
//
|
//No error handling (overrun ) is supported.
|
//No error handling (overrun ) is supported.
|
|
|
reg rxq1;
|
reg rxq1;
|
reg [8:0] clk_ctr;
|
reg [8:0] clk_ctr;
|
reg [2:0] bit_ctr;
|
reg [2:0] bit_ctr;
|
reg [2:0] ua_state;
|
reg [2:0] ua_state;
|
reg [7:0] rx_sr; //.,tx_sr;
|
reg [7:0] rx_sr; //.,tx_sr;
|
reg int_req;
|
reg int_req;
|
reg [7:0] buffer_reg;
|
reg [7:0] buffer_reg;
|
|
|
wire clk_ctr_equ15, clk_ctr_equ31, bit_ctr_equ7,
|
wire clk_ctr_equ15, clk_ctr_equ31, bit_ctr_equ7,
|
clk_ctr_enable_state, bit_ctr_enable_state ;
|
clk_ctr_enable_state, bit_ctr_enable_state ;
|
wire clk_ctr_equ0;
|
wire clk_ctr_equ0;
|
|
|
|
|
|
|
|
|
//sync_reset
|
//sync_reset
|
|
|
//synchronization
|
//synchronization
|
always @(posedge clk ) begin
|
always @(posedge clk ) begin
|
rxq1 <=rxd ;
|
rxq1 <=rxd ;
|
end
|
end
|
|
|
// 7bit counter
|
// 7bit counter
|
always @(posedge clk ) begin
|
always @(posedge clk ) begin
|
if (sync_reset)
|
if (sync_reset)
|
clk_ctr <= 0;
|
clk_ctr <= 0;
|
else if (clk_ctr_enable_state && clk_ctr_equ31) clk_ctr<=0;
|
else if (clk_ctr_enable_state && clk_ctr_equ31) clk_ctr<=0;
|
else if (clk_ctr_enable_state) clk_ctr <= clk_ctr + 1;
|
else if (clk_ctr_enable_state) clk_ctr <= clk_ctr + 1;
|
else clk_ctr <= 0;
|
else clk_ctr <= 0;
|
end
|
end
|
assign clk_ctr_equ15 = (clk_ctr==`COUNTER_VALUE1) ;//
|
assign clk_ctr_equ15 = (clk_ctr==`COUNTER_VALUE1) ;//
|
assign clk_ctr_equ31 = (clk_ctr==`COUNTER_VALUE2) ;//
|
assign clk_ctr_equ31 = (clk_ctr==`COUNTER_VALUE2) ;//
|
assign clk_ctr_equ0= (clk_ctr==`COUNTER_VALUE3); //
|
assign clk_ctr_equ0= (clk_ctr==`COUNTER_VALUE3); //
|
|
|
|
|
// 3bit counter
|
// 3bit counter
|
always @(posedge clk) begin
|
always @(posedge clk) begin
|
if (sync_reset)
|
if (sync_reset)
|
bit_ctr <= 0;
|
bit_ctr <= 0;
|
else if (bit_ctr_enable_state) begin
|
else if (bit_ctr_enable_state) begin
|
if (clk_ctr_equ15)
|
if (clk_ctr_equ15)
|
bit_ctr <= bit_ctr + 1;
|
bit_ctr <= bit_ctr + 1;
|
end
|
end
|
else
|
else
|
bit_ctr <= 0;
|
bit_ctr <= 0;
|
end
|
end
|
|
|
assign bit_ctr_equ7 = (bit_ctr==7);
|
assign bit_ctr_equ7 = (bit_ctr==7);
|
|
|
|
|
assign clk_ctr_enable_state = ua_state !=3'b000 && ua_state<=3'b011;
|
assign clk_ctr_enable_state = ua_state !=3'b000 && ua_state<=3'b011;
|
assign bit_ctr_enable_state = ua_state==3'h2;
|
assign bit_ctr_enable_state = ua_state==3'h2;
|
|
|
//
|
//
|
always @(posedge clk ) begin
|
always @(posedge clk ) begin
|
if (sync_reset) ua_state <= 3'h0;
|
if (sync_reset) ua_state <= 3'h0;
|
else begin
|
else begin
|
case (ua_state)
|
case (ua_state)
|
3'h0: if (rxq1==0) ua_state <= 3'h1; // if rxd==0 then goto next state and enable clock // start bit search
|
3'h0: if (rxq1==0) ua_state <= 3'h1; // if rxd==0 then goto next state and enable clock // start bit search
|
3'h1: if (clk_ctr_equ15) ua_state <= 3'h2; // start bit receive
|
3'h1: if (clk_ctr_equ15) ua_state <= 3'h2; // start bit receive
|
3'h2: if (bit_ctr_equ7 & clk_ctr_equ15) ua_state <= 3'h3;
|
3'h2: if (bit_ctr_equ7 & clk_ctr_equ15) ua_state <= 3'h3;
|
3'h3: if (clk_ctr_equ15) ua_state <=3'h4; // stop bit receive
|
3'h3: if (clk_ctr_equ15) ua_state <=3'h4; // stop bit receive
|
3'h4: ua_state <= 3'b000;
|
3'h4: ua_state <= 3'b000;
|
default: ua_state <= 3'b000;
|
default: ua_state <= 3'b000;
|
endcase
|
endcase
|
end
|
end
|
end
|
end
|
|
|
|
|
//reg_we
|
//reg_we
|
always @(posedge clk ) begin
|
always @(posedge clk ) begin
|
if (sync_reset) buffer_reg<=8'h00;
|
if (sync_reset) buffer_reg<=8'h00;
|
else if (ua_state==3'h3 && clk_ctr_equ0) buffer_reg<=rx_sr;
|
else if (ua_state==3'h3 && clk_ctr_equ0) buffer_reg<=rx_sr;
|
end
|
end
|
|
|
//int_req
|
//int_req
|
always @(posedge clk ) begin
|
always @(posedge clk ) begin
|
if (sync_reset) int_req<=1'b0;
|
if (sync_reset) int_req<=1'b0;
|
else if (ua_state==3'h4 ) int_req<=1'b1; //
|
else if (ua_state==3'h4 ) int_req<=1'b1; //
|
else int_req<=1'b0;
|
else int_req<=1'b0;
|
end
|
end
|
|
|
|
|
// rx shift reg.
|
// rx shift reg.
|
always @(posedge clk ) begin
|
always @(posedge clk ) begin
|
if (sync_reset) rx_sr <= 0;
|
if (sync_reset) rx_sr <= 0;
|
else if (clk_ctr_equ15) rx_sr <= {rxq1, rx_sr[7:1]};
|
else if (clk_ctr_equ15) rx_sr <= {rxq1, rx_sr[7:1]};
|
end
|
end
|
|
|
endmodule</PRE>
|
endmodule</PRE>
|
</TH>
|
</TH>
|
</TR>
|
</TR>
|
</TBODY>
|
</TBODY>
|
</TABLE>
|
</TABLE>
|
</BODY>
|
</BODY>
|
|
|