################################################################################
|
################################################################################
|
#### ####
|
#### ####
|
#### This file is part of the yaVGA project ####
|
#### This file is part of the yaVGA project ####
|
#### http://www.opencores.org/?do=project&who=yavga ####
|
#### http://www.opencores.org/?do=project&who=yavga ####
|
#### ####
|
#### ####
|
#### Description ####
|
#### Description ####
|
#### Implementation of yaVGA IP core ####
|
#### Implementation of yaVGA IP core ####
|
#### ####
|
#### ####
|
#### To Do: ####
|
#### To Do: ####
|
#### ####
|
#### ####
|
#### ####
|
#### ####
|
#### Author(s): ####
|
#### Author(s): ####
|
#### Sandro Amato, sdroamt@netscape.net ####
|
#### Sandro Amato, sdroamt@netscape.net ####
|
#### ####
|
#### ####
|
################################################################################
|
################################################################################
|
#### ####
|
#### ####
|
#### Copyright (c) 2009, Sandro Amato ####
|
#### Copyright (c) 2009, Sandro Amato ####
|
#### All rights reserved. ####
|
#### All rights reserved. ####
|
#### ####
|
#### ####
|
#### Redistribution and use in source and binary forms, with or without ####
|
#### Redistribution and use in source and binary forms, with or without ####
|
#### modification, are permitted provided that the following conditions ####
|
#### modification, are permitted provided that the following conditions ####
|
#### are met: ####
|
#### are met: ####
|
#### ####
|
#### ####
|
#### * Redistributions of source code must retain the above ####
|
#### * Redistributions of source code must retain the above ####
|
#### copyright notice, this list of conditions and the ####
|
#### copyright notice, this list of conditions and the ####
|
#### following disclaimer. ####
|
#### following disclaimer. ####
|
#### * Redistributions in binary form must reproduce the above ####
|
#### * Redistributions in binary form must reproduce the above ####
|
#### copyright notice, this list of conditions and the ####
|
#### copyright notice, this list of conditions and the ####
|
#### following disclaimer in the documentation and/or other ####
|
#### following disclaimer in the documentation and/or other ####
|
#### materials provided with the distribution. ####
|
#### materials provided with the distribution. ####
|
#### * Neither the name of SANDRO AMATO nor the names of its ####
|
#### * Neither the name of SANDRO AMATO nor the names of its ####
|
#### contributors may be used to endorse or promote products ####
|
#### contributors may be used to endorse or promote products ####
|
#### derived from this software without specific prior written ####
|
#### derived from this software without specific prior written ####
|
#### permission. ####
|
#### permission. ####
|
#### ####
|
#### ####
|
#### THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS ####
|
#### THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS ####
|
#### "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT ####
|
#### "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT ####
|
#### LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ####
|
#### LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ####
|
#### FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE ####
|
#### FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE ####
|
#### COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ####
|
#### COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ####
|
#### INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, ####
|
#### INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, ####
|
#### BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; ####
|
#### BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; ####
|
#### LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER ####
|
#### LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER ####
|
#### CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT ####
|
#### CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT ####
|
#### LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ####
|
#### LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ####
|
#### ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ####
|
#### ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ####
|
#### POSSIBILITY OF SUCH DAMAGE. ####
|
#### POSSIBILITY OF SUCH DAMAGE. ####
|
################################################################################
|
################################################################################
|
|
|
#PACE: Start of Constraints generated by PACE
|
#PACE: Start of Constraints generated by PACE
|
|
|
#PACE: Start of PACE I/O Pin Assignments
|
#PACE: Start of PACE I/O Pin Assignments
|
NET "i_clk" LOC = "c9" | IOSTANDARD = LVCMOS33 ;
|
NET "i_clk" LOC = "c9" | IOSTANDARD = LVCMOS33 ;
|
NET "o_b" LOC = "g15" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
NET "o_b" LOC = "g15" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
NET "o_g" LOC = "h15" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
NET "o_g" LOC = "h15" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
NET "o_hsync" LOC = "f15" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
NET "o_hsync" LOC = "f15" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
NET "o_r" LOC = "h14" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
NET "o_r" LOC = "h14" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
NET "o_vsync" LOC = "f14" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
NET "o_vsync" LOC = "f14" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
|
|
#PACE: Start of PACE Area Constraints
|
#PACE: Start of PACE Area Constraints
|
#AREA_GROUP "AG_u1_vga_ctrl" RANGE = SLICE_X84Y109:SLICE_X89Y100 ;
|
#AREA_GROUP "AG_u1_vga_ctrl" RANGE = SLICE_X84Y109:SLICE_X89Y100 ;
|
#INST "u1_vga_ctrl" AREA_GROUP = "AG_u1_vga_ctrl" ;
|
#INST "u1_vga_ctrl" AREA_GROUP = "AG_u1_vga_ctrl" ;
|
|
|
#PACE: Start of PACE Prohibit Constraints
|
#PACE: Start of PACE Prohibit Constraints
|
|
|
#PACE: End of Constraints generated by PACE
|
#PACE: End of Constraints generated by PACE
|
|
NET "i_clk" TNM_NET = i_clk;
|
|
TIMESPEC TS_i_clk = PERIOD "i_clk" 20 ns HIGH 40%;
|
|
|