OpenCores
URL https://opencores.org/ocsvn/z80soc/z80soc/trunk

Subversion Repositories z80soc

[/] [z80soc/] [trunk/] [V0.7.1a/] [S3E/] [memoryCores/] [rom.log] - Diff between revs 41 and 42

Only display areas with differences | Details | Blame | View Log

Rev 41 Rev 42
Welcome to Xilinx CORE Generator.
Welcome to Xilinx CORE Generator.
Help system initialized.
Help system initialized.
Wrote file for project 'rom'.
Wrote file for project 'rom'.
Wrote file for project 'rom'.
Wrote file for project 'rom'.
Customize and Generate
Customize and Generate
Customizing IP...
Customizing IP...
Release 12.3 - Xilinx CORE Generator IP GUI Launcher M.70d (nt)
Release 12.3 - Xilinx CORE Generator IP GUI Launcher M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Initializing IP model...
Initializing IP model...
Finished initialising IP model.
Finished initialising IP model.
Finished Customizing.
Finished Customizing.
Generating IP...
Generating IP...
XST: HDL Compilation
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating Implementation files.
Generating NGC file.
Generating NGC file.
Finished Generation Stage.
Finished Generation Stage.
Generating IP instantiation template...
Generating IP instantiation template...
Generating the VHDL instantiation template.
Generating the VHDL instantiation template.
Finished generating IP instantiation template.
Finished generating IP instantiation template.
Generating metadata file...
Generating metadata file...
Finished generating metadata file.
Finished generating metadata file.
Generating metadata file...
Generating metadata file...
Finished generating metadata file.
Finished generating metadata file.
Generating ISE file...
Generating ISE file...
Finished ISE file generation.
Finished ISE file generation.
Generating FLIST file...
Generating FLIST file...
Finished FLIST file generation.
Finished FLIST file generation.
Preparing output directory...
Preparing output directory...
Finished preparing output directory.
Finished preparing output directory.
Launching readme viewer...
Launching readme viewer...
Launched readme viewer.
Launched readme viewer.
Moving files to output directory...
Moving files to output directory...
Finished moving files to output directory
Finished moving files to output directory
Saved options for project 'rom'.
Saved options for project 'rom'.
View Readme File
View Readme File
Launching readme viewer...
Launching readme viewer...
Launched readme viewer.
Launched readme viewer.
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.