OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [rtl/] [verilog/] [TODO.txt] - Diff between revs 12 and 16

Show entire file | Details | Blame | View Log

Rev 12 Rev 16
Line 1... Line 1...
Unfinished tasks are described here
Unfinished tasks are described here
 
 
 
29.07.14
 
--------
 
- HD6309 compatibility totally missing. Only the ALU paths have been lay out.
 
- Fix regblock with two write ports and two read ports. More are unnecessary.
 
- Streamline main state machine to 32 states. Implement memory access state machine (again).
 
 
06.07.14
06.07.14
--------
--------
- HD6309 compatibility totally missing. Only the ALU paths have been layed out.
- HD6309 compatibility totally missing. Only the ALU paths have been lay out.
 
 
30.12.13
30.12.13
--------
--------
- HD6309 compatibility totally missing. Only the ALU paths have been layed out.
- HD6309 compatibility totally missing. Only the ALU paths have been lay out.
- E flags not taken into account after RTI
- E flags not taken into account after RTI
 
 
28.12.13
28.12.13
--------
--------
 
 
- HD6309 compatibility totally missing. Only the ALU paths have been layed out.
- HD6309 compatibility totally missing. Only the ALU paths have been lay out.
- E flags not taken into account after RTI
- E flags not taken into account after RTI
- Z flag for LEAX/LEAY
- Z flag for LEAX/LEAY

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.