URL
https://opencores.org/ocsvn/8051/8051/trunk
[/] [8051/] [tags/] [rel_1/] [sim/] [rtl_sim/] [out/] [counter_test.out] - Diff between revs 2 and 4
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 4 |
Line 1... |
Line 1... |
Loading snapshot worklib.oc8051_tb:v .................... Done
|
Loading snapshot worklib.oc8051_tb:v .................... Done
|
ncsim> source /shared/tools/ncsim/tools/inca/files/ncsimrc
|
ncsim> source /shared/tools/ncsim/tools/inca/files/ncsimrc
|
ncsim> run
|
ncsim> run
|
|
|
Warning! some objects excluded from $dumpvars due to -access -R
|
Warning! some objects excluded from $dumpvars due to -access -R
|
File: /home/simont/oc8051/bench/verilog/oc8051_tb.v, line = 157, pos = 16
|
File: /projects/oc8051/markom/oc8051/bench/verilog/oc8051_tb.v, line = 157, pos = 16
|
Scope: oc8051_tb
|
Scope: oc8051_tb
|
Time: 0 FS + 0
|
Time: 0 FS + 0
|
|
|
time 1 step 0: pass
|
time 1 step 0: pass
|
time 5206 step 1: pass
|
time 2000022
|
time 9536 step 2: pass
|
faulire: end of time
|
|
|
Done!
|
|
Simulation complete via $finish(1) at time 9536 NS + 2
|
Simulation complete via $finish(1) at time 2000022 NS + 0
|
/home/simont/oc8051/bench/verilog/oc8051_tb.v:151 $finish;
|
/projects/oc8051/markom/oc8051/bench/verilog/oc8051_tb.v:113 $finish;
|
ncsim> exit
|
ncsim> exit
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.