OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [sim/] [rtl_sim/] [out/] [xram_m.out] - Diff between revs 4 and 41

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 4 Rev 41
Line 1... Line 1...
Loading snapshot worklib.oc8051_tb:v .................... Done
Loading snapshot worklib.oc8051_tb:v .................... Done
ncsim> source /shared/tools/ncsim/tools/inca/files/ncsimrc
ncsim> source /shared/tools/ncsim/tools/inca/files/ncsimrc
ncsim> run
ncsim> run
 
 
Warning!  some objects excluded from $dumpvars due to -access -R
Warning!  some objects excluded from $dumpvars due to -access -R
            File: /projects/oc8051/markom/oc8051/bench/verilog/oc8051_tb.v, line = 157, pos = 16
            File: /projects/oc8051/simont/oc8051/bench/verilog/oc8051_tb.v, line = 161, pos = 16
           Scope: oc8051_tb
           Scope: oc8051_tb
            Time: 0 FS + 0
            Time: 0 FS + 0
 
 
time                    1 step           0: pass
time                    1 step           0: pass
time              2000022
time              1199286 step           1: pass
 faulire: end of time
 
 
 
 
 Done!
Simulation complete via $finish(1) at time 2000022 NS + 0
Simulation complete via $finish(1) at time 1199286 NS + 2
/projects/oc8051/markom/oc8051/bench/verilog/oc8051_tb.v:113   $finish;
/projects/oc8051/simont/oc8051/bench/verilog/oc8051_tb.v:155       $finish;
ncsim> exit
ncsim> exit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.