URL
https://opencores.org/ocsvn/8051/8051/trunk
[/] [8051/] [tags/] [rel_12/] [rtl/] [verilog/] [oc8051_memory_interface.v] - Diff between revs 140 and 146
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 140 |
Rev 146 |
| Line 42... |
Line 42... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.7 2003/05/06 09:39:34 simont
|
|
// cahnge assigment to pc_wait (remove istb_o)
|
|
//
|
// Revision 1.6 2003/05/05 15:46:37 simont
|
// Revision 1.6 2003/05/05 15:46:37 simont
|
// add aditional alu destination to solve critical path.
|
// add aditional alu destination to solve critical path.
|
//
|
//
|
// Revision 1.5 2003/04/25 17:15:51 simont
|
// Revision 1.5 2003/04/25 17:15:51 simont
|
// change branch instruction execution (reduse needed clock periods).
|
// change branch instruction execution (reduse needed clock periods).
|
| Line 226... |
Line 229... |
assign ea_rom_sel = ea && ea_int;
|
assign ea_rom_sel = ea && ea_int;
|
assign wr_o = wr_i;
|
assign wr_o = wr_i;
|
assign wr_bit_o = wr_bit_i;
|
assign wr_bit_o = wr_bit_i;
|
|
|
assign mem_wait = dmem_wait || imem_wait;
|
assign mem_wait = dmem_wait || imem_wait;
|
assign istb_o = (istb || istb_t) && !dstb_o && !ea_rom_sel;
|
assign istb_o = (istb || (istb_t & !iack_i)) && !dstb_o && !ea_rom_sel;
|
|
|
assign pc_wait = rd && (ea_rom_sel || (!istb_t && iack_i));
|
assign pc_wait = rd && (ea_rom_sel || (!istb_t && iack_i));
|
|
|
assign wr_dat = des1;
|
assign wr_dat = des1;
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.