URL
https://opencores.org/ocsvn/8051/8051/trunk
[/] [8051/] [tags/] [rel_12/] [rtl/] [verilog/] [oc8051_uart.v] - Diff between revs 119 and 135
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 119 |
Rev 135 |
| Line 42... |
Line 42... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.13 2003/04/10 08:57:16 simont
|
|
// remove signal sbuf_txd [12:11]
|
|
//
|
// Revision 1.12 2003/04/07 14:58:02 simont
|
// Revision 1.12 2003/04/07 14:58:02 simont
|
// change sfr's interface.
|
// change sfr's interface.
|
//
|
//
|
// Revision 1.11 2003/04/07 13:29:16 simont
|
// Revision 1.11 2003/04/07 13:29:16 simont
|
// change uart to meet timing.
|
// change uart to meet timing.
|
| Line 300... |
Line 303... |
rxd_r <= #1 rxd;
|
rxd_r <= #1 rxd;
|
rx_done <= #1 1'b1;
|
rx_done <= #1 1'b1;
|
re_count <= #1 4'h0;
|
re_count <= #1 4'h0;
|
receive <= #1 (rxd_r & !rxd);
|
receive <= #1 (rxd_r & !rxd);
|
sbuf_rxd_tmp <= #1 10'h1ff;
|
sbuf_rxd_tmp <= #1 10'h1ff;
|
|
end else if (!ren) begin
|
|
rxd_r <= #1 rxd;
|
end else
|
end else
|
rx_done <= #1 1'b1;
|
rx_done <= #1 1'b1;
|
end
|
end
|
|
|
//
|
//
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.