OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] [rtl/] [verilog/] [oc8051_uart.v] - Diff between revs 135 and 179

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 135 Rev 179
Line 42... Line 42...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.14  2003/04/29 11:25:42  simont
 
// prepared start of receiving if ren is not active.
 
//
// Revision 1.13  2003/04/10 08:57:16  simont
// Revision 1.13  2003/04/10 08:57:16  simont
// remove signal sbuf_txd [12:11]
// remove signal sbuf_txd [12:11]
//
//
// Revision 1.12  2003/04/07 14:58:02  simont
// Revision 1.12  2003/04/07 14:58:02  simont
// change sfr's interface.
// change sfr's interface.
Line 184... Line 187...
    tx_done  <= #1 1'b0;
    tx_done  <= #1 1'b0;
//
//
// start transmiting
// start transmiting
//
//
  end else if (wr_sbuf) begin
  end else if (wr_sbuf) begin
    case (scon[7:6])
    case (scon[7:6]) /* synopsys parallel_case */
      2'b00: begin  // mode 0
      2'b00: begin  // mode 0
        sbuf_txd <= #1 {3'b001, data_in};
        sbuf_txd <= #1 {3'b001, data_in};
      end
      end
      2'b01: begin // mode 1
      2'b01: begin // mode 1
        sbuf_txd <= #1 {2'b01, data_in, 1'b0};
        sbuf_txd <= #1 {2'b01, data_in, 1'b0};
Line 281... Line 284...
    sbuf_rxd <= #1 sbuf_rxd_tmp[10:3];
    sbuf_rxd <= #1 sbuf_rxd_tmp[10:3];
  end else if (receive & (scon[7:6]==2'b00) & pres_ow) begin //mode 0
  end else if (receive & (scon[7:6]==2'b00) & pres_ow) begin //mode 0
    {sbuf_rxd_tmp, rx_done} <= #1 {rxd, sbuf_rxd_tmp};
    {sbuf_rxd_tmp, rx_done} <= #1 {rxd, sbuf_rxd_tmp};
  end else if (receive & (scon[7:6]!=2'b00) & shift_re) begin //mode 1, 2, 3
  end else if (receive & (scon[7:6]!=2'b00) & shift_re) begin //mode 1, 2, 3
    re_count <= #1 re_count + 4'd1;
    re_count <= #1 re_count + 4'd1;
    case (re_count)
    case (re_count) /* synopsys full_case parallel_case */
      4'h7: rx_sam[0] <= #1 rxd;
      4'h7: rx_sam[0] <= #1 rxd;
      4'h8: rx_sam[1] <= #1 rxd;
      4'h8: rx_sam[1] <= #1 rxd;
      4'h9: begin
      4'h9: begin
        {sbuf_rxd_tmp, rx_done} <= #1 {(rxd==rx_sam[0] ? rxd : rx_sam[1]), sbuf_rxd_tmp};
        {sbuf_rxd_tmp, rx_done} <= #1 {(rxd==rx_sam[0] ? rxd : rx_sam[1]), sbuf_rxd_tmp};
      end
      end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.