| Line 50... |
Line 50... |
|
|
`include "oc8051_defines.v"
|
`include "oc8051_defines.v"
|
|
|
|
|
module oc8051_acc (clk, rst, bit_in, data_in, data2_in, wr, wr_bit, wad2, wr_addr, rd_addr,
|
module oc8051_acc (clk, rst, bit_in, data_in, data2_in, wr, wr_bit, wad2, wr_addr, rd_addr,
|
data_out, bit_out, p);
|
data_out, bit_out, p, stb_o, we_o, ack_i, xdata);
|
// clk (in) clock
|
// clk (in) clock
|
// rst (in) reset
|
// rst (in) reset
|
// bit_in (in) bit input - used in case of writing bits to acc (bit adddressable memory space - alu carry) [oc8051_alu.desCy]
|
// bit_in (in) bit input - used in case of writing bits to acc (bit adddressable memory space - alu carry) [oc8051_alu.desCy]
|
// data_in (in) data input - used to write to acc (from alu destiantion 1) [oc8051_alu.des1]
|
// data_in (in) data input - used to write to acc (from alu destiantion 1) [oc8051_alu.des1]
|
// data2_in (in) data 2 input - write to acc, from alu detination 2 - instuctions mul and div [oc8051_alu.des2]
|
// data2_in (in) data 2 input - write to acc, from alu detination 2 - instuctions mul and div [oc8051_alu.des2]
|
| Line 64... |
Line 64... |
// wr_addr (in) write address (if is addres of acc and white high must be written to acc) [oc8051_ram_wr_sel.out]
|
// wr_addr (in) write address (if is addres of acc and white high must be written to acc) [oc8051_ram_wr_sel.out]
|
// data_out (out) data output [oc8051_alu_src1_sel.acc oc8051_alu_src2_sel.acc oc8051_comp.acc oc8051_ram_sel.acc]
|
// data_out (out) data output [oc8051_alu_src1_sel.acc oc8051_alu_src2_sel.acc oc8051_comp.acc oc8051_ram_sel.acc]
|
// p (out) parity [oc8051_psw.p]
|
// p (out) parity [oc8051_psw.p]
|
|
|
|
|
input clk, rst, wr, wr_bit, wad2, bit_in;
|
input clk, rst, wr, wr_bit, wad2, bit_in, stb_o, we_o, ack_i;
|
input [2:0] rd_addr;
|
input [2:0] rd_addr;
|
input [7:0] wr_addr, data_in, data2_in;
|
input [7:0] wr_addr, data_in, data2_in, xdata;
|
|
|
output p, bit_out;
|
output p, bit_out;
|
output [7:0] data_out;
|
output [7:0] data_out;
|
|
|
reg [7:0] data_out;
|
reg [7:0] data_out;
|
reg bit_out;
|
reg bit_out, wr_x_buff;
|
|
|
//
|
//
|
//calculates parity
|
//calculates parity
|
assign p = ^data_out;
|
assign p = ^data_out;
|
|
|
| Line 85... |
Line 85... |
//must check if write high and correct address
|
//must check if write high and correct address
|
always @(posedge clk or posedge rst)
|
always @(posedge clk or posedge rst)
|
begin
|
begin
|
if (rst)
|
if (rst)
|
data_out <= #1 `OC8051_RST_ACC;
|
data_out <= #1 `OC8051_RST_ACC;
|
|
else if (stb_o && !we_o && ack_i)
|
|
data_out <= #1 xdata;
|
else if (wad2)
|
else if (wad2)
|
data_out <= #1 data2_in;
|
data_out <= #1 data2_in;
|
else if (wr) begin
|
else if (wr) begin
|
if (!wr_bit) begin
|
if (!wr_bit) begin
|
if (wr_addr==`OC8051_SFR_ACC)
|
if (wr_addr==`OC8051_SFR_ACC)
|
