OpenCores
URL https://opencores.org/ocsvn/System09/System09/trunk

Subversion Repositories System09

[/] [System09/] [trunk/] [rtl/] [VHDL/] [timer.vhd] - Diff between revs 66 and 99

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 66 Rev 99
Line 1... Line 1... 
--===========================================================================----
 
--===========================================================================--
 
--
 
--                                                                           --
 
--  S Y N T H E Z I A B L E    timer - 9 bit timer
 
--                  Synthesizable 8 bit Timer                                --
 
--
 
--                                                                           --
 
--  www.OpenCores.Org - September 2003
 
--===========================================================================--
 
--  This core adheres to the GNU public license  
 
 
--
 
--
 
-- File name      : timer.vhd
 
-- File name      : timer.vhd
 
--
 
--
 
 
 
--  Entity name    : timer
 
 
 
--
 
-- Purpose        : 8 bit timer module for System 09
 
-- Purpose        : 8 bit timer module for System 09
 
--
 
--
 
-- Dependencies   : ieee.Std_Logic_1164
 
--  Dependencies   : ieee.std_logic_1164
 
--                  ieee.std_logic_unsigned
 
--                  ieee.std_logic_unsigned
 
--
 
--
 
-- Uses           : None
 
-- Uses           : None
 
--
 
--
 
-- Author         : John E. Kent      
-- Author         : John E. Kent      
--                  dilbert57@opencores.org      
 
 
--
 
--
 
--===========================================================================----
 
--  Email          : dilbert57@opencores.org      
--
 
--
 
-- Revision History:
 
--  Web            : http://opencores.org/project,system09
 
--===========================================================================--
 
--
 
 
 
--  Registers      :
 
 
 
--
 
 
 
--  IO address + 0 Read - Down Count register
 
 
 
--        Bits[7..0] = Counter Value
 
 
 
--
 
 
 
--  IO address + 0 Write - Preset Count register
 
 
 
--        Bits[7..0] = Preset Value
 
--
 
--
 
-- Version 0.1 - 6 Sept 2002 - John Kent
 
--  IO address + 1 Read - Status register
 
-- converted to a single timer 
--        Bit[7]     = Interrupt Flag
 
-- made syncronous with system clock
 
--        Bits[6..0] = undefined
 
--
 
 
 
-- Version 1.0 - 6 Sept 2003 - John Kent
 
 
 
-- Realeased to open Cores
 
 
 
-- changed Clock Edge
 
 
 
--
 
 
 
-- Version 2.0 - 5th February 2008 - John Kent
 
 
 
-- removed Timer inputs and outputs
 
 
 
-- made into a simple 8 bit interrupt down counter
 
 
 
--
 
 
 
--===========================================================================
 
 
 
--
 
 
 
-- Register Addressing:
 
 
 
-- addr=0 rw=1 down count
 
 
 
-- addr=0 rw=0 preset count
 
 
 
-- addr=1 rw=1 status
 
 
 
-- addr=1 rw=0 control
 
 
 
--
 
 
 
-- Control register
 
 
 
-- b0 = counter enable
 
 
 
-- b7 = interrupt enable
 
 
 
--
 
--
 
-- Status register
 
--  IO address + 1 Write - Control register
 
-- b7 = interrupt flag
 
--        Bit[7]     = Interrupt Enable
 
 
 
--        Bits[6..1] = Unedfined
 
 
 
--        Bit[0]     = Counter enable
 
--
 
--
 
-- Operation:
 
-- Operation:
 
 
 
--
 
-- Write count to counter register
 
-- Write count to counter register
 
-- Enable counter by setting bit 0 of the control register
 
-- Enable counter by setting bit 0 of the control register
 
-- enable interrupts by setting bit 7 of the control register
 
--        Enable interrupts by setting bit 7 of the control register
 
-- Counter will count down to zero
 
-- Counter will count down to zero
 
-- when it reaches zero the terminal flag is set
 
--        When it reaches zero the terminal flag is set
 
-- if the interrupt is enabled an interrupt is generated
 
--        If the interrupt is enabled an interrupt is generated
 
-- The interrupt may be disabled by writing a 0 to bit 7 of the control register
 
--        The interrupt may be disabled by writing a 0 to bit 7 
-- or by loading a new down count into the counter register.
 
--        of the control register or by loading a new down count 
 
 
--        into the counter register.
 
 
 
--
 
 
 
--  Copyright (C) 2002 - 2010 John Kent
 
 
 
--
 
 
 
--  This program is free software: you can redistribute it and/or modify
 
 
 
--  it under the terms of the GNU General Public License as published by
 
 
 
--  the Free Software Foundation, either version 3 of the License, or
 
 
 
--  (at your option) any later version.
 
 
 
--
 
 
 
--  This program is distributed in the hope that it will be useful,
 
 
 
--  but WITHOUT ANY WARRANTY; without even the implied warranty of
 
 
 
--  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 
 
 
--  GNU General Public License for more details.
 
 
 
--
 
 
 
--  You should have received a copy of the GNU General Public License
 
 
 
--  along with this program.  If not, see <http://www.gnu.org/licenses/>.
 
 
 
--
 
 
 
--===========================================================================--
 
 
 
--                                                                           --
 
 
 
--                              Revision  History                            --
 
 
 
--                                                                           --
 
 
 
--===========================================================================--
 
 
 
--
 
 
 
-- Version Date        Author     Changes
 
 
 
--
 
 
 
-- 0.1     2002-09-06  John Kent  Converted to a single timer 
 
 
--                                Made synchronous with system clock
 
 
 
-- 1.0     2003-09-06  John Kent  Changed Clock Edge
 
 
 
--                                Released to opencores.org
 
 
 
-- 2.0     2008-02-05  John Kent  Removed Timer inputs and outputs
 
 
 
--                                Made into a simple 8 bit interrupt down counter
 
 
 
-- 2.1     2010-06-17  John Kent  Updated header and added GPL
 
 
 
--
 
-- 
-- 
library ieee;
 
library ieee;
 
use ieee.std_logic_1164.all;
 
use ieee.std_logic_1164.all;
 
use ieee.std_logic_unsigned.all;
 
use ieee.std_logic_unsigned.all;
 
 
 
 
 
entity timer is
 
entity timer is
 
        port (
 
        port (
 
         clk        : in  std_logic;
 
         clk        : in  std_logic;
 
    rst        : in  std_logic;
 
    rst        : in  std_logic;
 
    cs         : in  std_logic;
 
    cs         : in  std_logic;
 
    rw         : in  std_logic;
 
 
 
    addr       : in  std_logic;
 
    addr       : in  std_logic;
 
 
 
    rw         : in  std_logic;
 
    data_in    : in  std_logic_vector(7 downto 0);
 
    data_in    : in  std_logic_vector(7 downto 0);
 
         data_out   : out std_logic_vector(7 downto 0);
 
         data_out   : out std_logic_vector(7 downto 0);
 
         irq        : out std_logic
 
         irq        : out std_logic
 
  );
 
  );
 
end;
 
end;
Line 82... Line 105... 
signal timer_count : std_logic_vector(7 downto 0);
 
signal timer_count : std_logic_vector(7 downto 0);
 
signal timer_term  : std_logic; -- Timer terminal count
 
signal timer_term  : std_logic; -- Timer terminal count
 
--
 
--
 
-- control/status register bits
 
-- control/status register bits
 
--
 
--
 
constant T_enab   : integer := 0; -- 0=disable, 1=enabled
 
constant BIT_ENB   : integer := 0; -- 0=disable, 1=enabled
 
constant T_irq    : integer := 7; -- 0=disabled, 1-enabled
 
constant BIT_IRQ   : integer := 7; -- 0=disabled, 1-enabled
 
 
 
 
 
begin
 
begin
 
 
 
 
 
--------------------------------
 
--------------------------------
 
--
 
--
 
-- write control registers
 
-- write control registers
 
-- doesn't do anything yet
 
 
 
--
 
--
 
--------------------------------
 
--------------------------------
 
timer_write : process( clk, rst, cs, rw, addr, data_in,
 
  timer_control : process( clk, rst, cs, rw, addr, data_in,
 
                       timer_ctrl, timer_term, timer_count )
 
                       timer_ctrl, timer_term, timer_count )
 
begin
 
begin
 
 
 
    if clk'event and clk = '0' then
 
  if rst = '1' then
 
  if rst = '1' then
 
           timer_count <= "00000000";
 
             timer_count <= (others=>'0');
 
                timer_ctrl  <= "00000000";
 
                  timer_ctrl  <= (others=>'0');
 
                timer_term  <= '0';
 
                timer_term  <= '0';
 
  elsif clk'event and clk = '0' then
 
      elsif cs = '1' and rw = '0' then
 
    if cs = '1' and rw = '0' then
 
 
 
           if addr='0' then
 
           if addr='0' then
 
                  timer_count <= data_in;
 
                  timer_count <= data_in;
 
                  timer_term  <= '0';
 
                  timer_term  <= '0';
 
           else
 
           else
 
                  timer_ctrl <= data_in;
 
                  timer_ctrl <= data_in;
 
                end if;
 
                end if;
 
         else
 
         else
 
           if (timer_ctrl(T_enab) = '1') then
 
             if (timer_ctrl(BIT_ENB) = '1') then
 
                  if (timer_count = "00000000" ) then
 
                  if (timer_count = "00000000" ) then
 
                    timer_term <= '1';
 
                    timer_term <= '1';
 
        else
 
        else
 
          timer_count <= timer_count - 1;
 
          timer_count <= timer_count - 1;
 
                  end if;
 
                  end if;
Line 121... Line 143... 
    end if;
 
    end if;
 
  end if;
 
  end if;
 
end process;
 
end process;
 
 
 
 
 
--
 
--
 
 
 
  -- timer status register
 
 
 
  --
 
 
 
  timer_status : process( timer_ctrl, timer_term )
 
 
 
  begin
 
 
 
    timer_stat(6 downto 0) <= timer_ctrl(6 downto 0);
 
 
 
    timer_stat(BIT_IRQ) <= timer_term;
 
 
 
  end process;
 
 
 
 
 
 
 
  --
 
-- timer data output mux
 
-- timer data output mux
 
--
 
--
 
timer_read : process( addr, timer_count, timer_stat )
 
  timer_data_out : process( addr, timer_count, timer_stat )
 
begin
 
begin
 
  if addr='0' then
 
  if addr='0' then
 
    data_out <= timer_count;
 
    data_out <= timer_count;
 
  else
 
  else
 
    data_out <= timer_stat;
 
    data_out <= timer_stat;
Line 137... Line 168... 
--
 
--
 
-- read timer strobe to reset interrupts
 
-- read timer strobe to reset interrupts
 
--
 
--
 
timer_interrupt : process( timer_term, timer_ctrl )
 
timer_interrupt : process( timer_term, timer_ctrl )
 
begin
 
begin
 
         irq <= timer_term and timer_ctrl( T_irq );
 
         irq <= timer_term and timer_ctrl(BIT_IRQ);
 
end process;
 
 
 
 
 
 
 
  --
 
 
 
  -- timer status register
 
 
 
  --
 
 
 
  timer_status : process( timer_ctrl, timer_term )
 
 
 
  begin
 
 
 
    timer_stat(6 downto 0) <= timer_ctrl(6 downto 0);
 
 
 
    timer_stat(T_irq) <= timer_term;
 
 
 
  end process;
 
  end process;
 
 
 
 
 
end rtl;
 
end rtl;
 
 
 
 
 
 
 
 
 
 No newline at end of file
 
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.