| Line 1... |
Line 1... |
#### UCF file created by Project Navigator
|
#### UCF file created by Project Navigator
|
#### UCF file created by Project Navigator
|
|
#
|
#
|
NET "reset_n" LOC = "p57" ;
|
NET "reset_n" LOC = "p57" ;
|
NET "sysclk" LOC = "p77" ;
|
NET "sysclk" LOC = "p77" ;
|
#
|
#
|
# For B5-Compact-Flash:
|
# For B5-Compact-Flash:
|
| Line 42... |
Line 41... |
#NET "cf_pdiag" LOC = "P46" ; #J2-16
|
#NET "cf_pdiag" LOC = "P46" ; #J2-16
|
#NET "cf_dase" LOC = "P47" ; #J2-17
|
#NET "cf_dase" LOC = "P47" ; #J2-17
|
#NET "cf_iordy" LOC = "P48" ; #J2-18
|
#NET "cf_iordy" LOC = "P48" ; #J2-18
|
NET "cf_rst_n" LOC = "P49" ; #J2-19
|
NET "cf_rst_n" LOC = "P49" ; #J2-19
|
#
|
#
|
# I/O Port
|
# For B5-Peripheral-Connectors
|
# Connector C
|
# Connector C
|
#
|
#
|
NET "porta<0>" LOC = "p55" ; #pin 3
|
#NET "v_drive" LOC = "p55" ; #pin 3
|
NET "porta<1>" LOC = "p56" ; #pin 4
|
#NET "h_drive" LOC = "p56" ; #pin 4
|
NET "porta<2>" LOC = "p58" ; #pin 5
|
#NET "blue_lo" LOC = "p58" ; #pin 5
|
NET "porta<3>" LOC = "p59" ; #pin 6
|
#NET "blue_hi" LOC = "p59" ; #pin 6
|
NET "porta<4>" LOC = "p60" ; #pin 7
|
#NET "green_lo" LOC = "p60" ; #pin 7
|
NET "porta<5>" LOC = "p61" ; #pin 8
|
#NET "green_hi" LOC = "p61" ; #pin 8
|
NET "porta<6>" LOC = "p62" ; #pin 8
|
#NET "red_lo" LOC = "p62" ; #pin 9
|
NET "porta<7>" LOC = "p63" ; #pin 10
|
#NET "red_hi" LOC = "p63" ; #pin 10
|
NET "portb<0>" LOC = "p64" ; #pin 11
|
#NET "kb_clock" LOC = "p64" ; #pin 11
|
NET "portb<1>" LOC = "p68" ; #pin 12
|
#NET "kb_data" LOC = "p68" ; #pin 12
|
NET "portb<2>" LOC = "p69" ; #pin 13
|
#NET "mouse-clock" LOC = "p69" ; #pin 13
|
NET "portb<3>" LOC = "p70" ; #pin 14
|
#NET "mouse_data" LOC = "p70" ; #pin 14
|
NET "portb<4>" LOC = "p71" ; #pin 15
|
#NET "buzzer" LOC = "p71" ; #pin 15
|
NET "portb<5>" LOC = "p73" ; #pin 16
|
NET "cts_n" LOC = "p73" ; #pin 16
|
NET "portb<6>" LOC = "p74" ; #pin 17
|
NET "rxbit" LOC = "p74" ; #pin 17
|
NET "portb<7>" LOC = "p75" ; #pin 18
|
NET "txbit" LOC = "p75" ; #pin 18
|
NET "timer_out" LOC = "p81" ; #pin 19
|
NET "rts_n" LOC = "p81" ; #pin 19
|
#
|
#
|
# For B3-FPGA-CPU-IO
|
# I/O Port
|
# Connector D
|
# Connector D
|
#
|
#
|
#NET "aux_clock" LOC = "p80" ; #pin 2
|
#NET "pin2clk" LOC = "p80" ; #pin 2 (Clock input)
|
#NET "buzzer" LOC = "p82" ; #pin 3
|
|
NET "led" LOC = "p82" ; #pin 3
|
NET "led" LOC = "p82" ; #pin 3
|
#NET "mouse_clock" LOC = "p83" ; #pin 4
|
NET "porta<0>" LOC = "p83" ; #pin 4
|
#NET "mouse_data" LOC = "p84" ; #pin 5
|
NET "porta<1>" LOC = "p84" ; #pin 5
|
NET "cts_n" LOC = "p86" ; #pin 6
|
NET "porta<2>" LOC = "p86" ; #pin 6
|
NET "rts_n" LOC = "p87" ; #pin 7
|
NET "porta<3>" LOC = "p87" ; #pin 7
|
NET "txbit" LOC = "p88" ; #pin 8
|
NET "porta<4>" LOC = "p88" ; #pin 8
|
NET "rxbit" LOC = "p89" ; #pin 9
|
NET "porta<5>" LOC = "p89" ; #pin 9
|
#NET "kb_clock" LOC = "p93" ; #pin 10
|
NET "porta<6>" LOC = "p93" ; #pin 10
|
#NET "kb_data" LOC = "p94" ; #pin 11
|
NET "porta<7>" LOC = "p94" ; #pin 11
|
#NET "v_drive" LOC = "p95" ; #pin 12
|
NET "portb<0>" LOC = "p95" ; #pin 12
|
#NET "h_drive" LOC = "p96" ; #pin 13
|
NET "portb<1>" LOC = "p96" ; #pin 13
|
#NET "blue_lo" LOC = "p97" ; #pin 14
|
NET "portb<2>" LOC = "p97" ; #pin 14
|
#NET "blue_hi" LOC = "p98" ; #pin 15
|
NET "portb<3>" LOC = "p98" ; #pin 15
|
#NET "green_lo" LOC = "p99" ; #pin 16
|
NET "portb<4>" LOC = "p99" ; #pin 16
|
#NET "green_hi" LOC = "p100"; #pin 17
|
NET "portb<5>" LOC = "p100"; #pin 17
|
#NET "red_lo" LOC = "p101"; #pin 18
|
NET "portb<6>" LOC = "p101"; #pin 18
|
#NET "red_hi" LOC = "p102"; #pin 19
|
NET "portb<7>" LOC = "p102"; #pin 19
|
#
|
#
|
# For modified B3-SRAM
|
# For B5-SRAM
|
# Connector E
|
# Connector E
|
#
|
#
|
NET "ram_addr<0>" LOC = "p108"; #J1.2
|
NET "ram_csn" LOC = "p108"; #J1.2
|
NET "ram_addr<1>" LOC = "p109"; #J1.3
|
NET "ram_addr<16>" LOC = "p109"; #J1.3
|
NET "ram_addr<2>" LOC = "p110"; #J1.4
|
NET "ram_addr<15>" LOC = "p110"; #J1.4
|
NET "ram_addr<3>" LOC = "p111"; #J1.5
|
NET "ram_addr<14>" LOC = "p111"; #J1.5
|
NET "ram_addr<4>" LOC = "p112"; #J1.6
|
NET "ram_addr<13>" LOC = "p112"; #J1.6
|
NET "ram_addr<5>" LOC = "p113"; #J1.7
|
NET "ram_addr<12>" LOC = "p113"; #J1.7
|
NET "ram_addr<6>" LOC = "p114"; #J1.8
|
NET "ram_addr<11>" LOC = "p114"; #J1.8
|
NET "ram_addr<7>" LOC = "p115"; #J1.9
|
NET "ram_addr<10>" LOC = "p115"; #J1.9
|
NET "ram_csn" LOC = "p116"; #J1.10
|
NET "ram_addr<9>" LOC = "p116"; #J1.10
|
NET "ram_addr<8>" LOC = "p120"; #J1.11
|
NET "ram_addr<8>" LOC = "p120"; #J1.11
|
NET "ram_addr<9>" LOC = "p121"; #J1.12
|
NET "ram_addr<7>" LOC = "p121"; #J1.12
|
NET "ram_addr<10>" LOC = "p122"; #J1.13
|
NET "ram_addr<6>" LOC = "p122"; #J1.13
|
NET "ram_addr<11>" LOC = "p123"; #J1.14
|
NET "ram_addr<5>" LOC = "p123"; #J1.14
|
NET "ram_addr<12>" LOC = "p125"; #J1.15
|
NET "ram_addr<4>" LOC = "p125"; #J1.15
|
NET "ram_addr<13>" LOC = "p126"; #J1.16
|
NET "ram_addr<3>" LOC = "p126"; #J1.16
|
NET "ram_addr<14>" LOC = "p127"; #J1.17
|
NET "ram_addr<2>" LOC = "p127"; #J1.17
|
NET "ram_addr<15>" LOC = "p129"; #J1.18
|
NET "ram_addr<1>" LOC = "p129"; #J1.18
|
NET "ram_addr<16>" LOC = "p132"; #J1.19
|
NET "ram_addr<0>" LOC = "p132"; #J1.19
|
#
|
#
|
# For modified B3-SRAM
|
# For B5-SRAM
|
# Connector F
|
# Connector F
|
#
|
#
|
NET "ram_data<0>" LOC = "p133"; #J2.2
|
NET "ram_wrun" LOC = "p133"; #J2.2
|
NET "ram_data<1>" LOC = "p134"; #J2.3
|
NET "ram_wrln" LOC = "p134"; #J2.3
|
NET "ram_data<2>" LOC = "p135"; #J2.4
|
NET "ram_data<15>" LOC = "p135"; #J2.4
|
NET "ram_data<3>" LOC = "p136"; #J2.5
|
NET "ram_data<14>" LOC = "p136"; #J2.5
|
NET "ram_data<4>" LOC = "p138"; #J2.6
|
NET "ram_data<13>" LOC = "p138"; #J2.6
|
NET "ram_data<5>" LOC = "p139"; #J2.7
|
NET "ram_data<12>" LOC = "p139"; #J2.7
|
NET "ram_data<6>" LOC = "p140"; #J2.8
|
NET "ram_data<11>" LOC = "p140"; #J2.8
|
NET "ram_data<7>" LOC = "p141"; #J2.9
|
NET "ram_data<10>" LOC = "p141"; #J2.9
|
NET "ram_data<8>" LOC = "p145"; #J2.10
|
NET "ram_data<9>" LOC = "p145"; #J2.10
|
NET "ram_data<9>" LOC = "p146"; #J2.11
|
NET "ram_data<8>" LOC = "p146"; #J2.11
|
NET "ram_data<10>" LOC = "p147"; #J2.12
|
NET "ram_data<7>" LOC = "p147"; #J2.12
|
NET "ram_data<11>" LOC = "p148"; #J2.13
|
NET "ram_data<6>" LOC = "p148"; #J2.13
|
NET "ram_data<12>" LOC = "p149"; #J2.14
|
NET "ram_data<5>" LOC = "p149"; #J2.14
|
NET "ram_data<13>" LOC = "p150"; #J2.15
|
NET "ram_data<4>" LOC = "p150"; #J2.15
|
NET "ram_data<14>" LOC = "p151"; #J2.16
|
NET "ram_data<3>" LOC = "p151"; #J2.16
|
NET "ram_data<15>" LOC = "p152"; #J2.17
|
NET "ram_data<2>" LOC = "p152"; #J2.17
|
NET "ram_wrun" LOC = "p153"; #J2.18
|
NET "ram_data<1>" LOC = "p153"; #J2.18
|
NET "ram_wrln" LOC = "p154"; #J2.19
|
NET "ram_data<0>" LOC = "p154"; #J2.19
|
#
|
#
|
# Connector G
|
# Connector G
|
#
|
#
|
#NET "pin2" LOC = "p182"; #pin 2 (clk input)
|
#NET "pin2" LOC = "p182"; #pin 2 (clk input)
|
NET "test_alu<0>" LOC = "p160"; #pin 3
|
NET "bus_addr<0>" LOC = "p160"; #pin 3
|
NET "test_alu<1>" LOC = "p161"; #pin 4
|
NET "bus_addr<1>" LOC = "p161"; #pin 4
|
NET "test_alu<2>" LOC = "p162"; #pin 5
|
NET "bus_addr<2>" LOC = "p162"; #pin 5
|
NET "test_alu<3>" LOC = "p163"; #pin 6
|
NET "bus_addr<3>" LOC = "p163"; #pin 6
|
NET "test_alu<4>" LOC = "p164"; #pin 7
|
NET "bus_addr<4>" LOC = "p164"; #pin 7
|
NET "test_alu<5>" LOC = "p165"; #pin 8
|
NET "bus_addr<5>" LOC = "p165"; #pin 8
|
NET "test_alu<6>" LOC = "p166"; #pin 9
|
NET "bus_addr<6>" LOC = "p166"; #pin 9
|
NET "test_alu<7>" LOC = "p167"; #pin 10
|
NET "bus_addr<7>" LOC = "p167"; #pin 10
|
NET "test_alu<8>" LOC = "p168"; #pin 11
|
NET "bus_addr<8>" LOC = "p168"; #pin 11
|
NET "test_alu<9>" LOC = "p169"; #pin 12
|
NET "bus_addr<9>" LOC = "p169"; #pin 12
|
NET "test_alu<10>" LOC = "p173"; #pin 13
|
NET "bus_addr<10>" LOC = "p173"; #pin 13
|
NET "test_alu<11>" LOC = "p174"; #pin 14
|
NET "bus_addr<11>" LOC = "p174"; #pin 14
|
NET "test_alu<12>" LOC = "p175"; #pin 15
|
NET "bus_addr<12>" LOC = "p175"; #pin 15
|
NET "test_alu<13>" LOC = "p176"; #pin 16
|
NET "bus_addr<13>" LOC = "p176"; #pin 16
|
NET "test_alu<14>" LOC = "p178"; #pin 17
|
NET "bus_addr<14>" LOC = "p178"; #pin 17
|
NET "test_alu<15>" LOC = "p179"; #pin 18
|
NET "bus_addr<15>" LOC = "p179"; #pin 18
|
#NET "pin19" LOC = "p180"; #pin 19
|
NET "bus_cs" LOC = "p180"; #pin 19
|
#
|
#
|
# Connector H
|
# Connector H
|
#
|
#
|
#NET "pin2" LOC = "p185"; #pin 2 (clk input)
|
#NET "pin2" LOC = "p185"; #pin 2 (clk input)
|
#NET "pin3" LOC = "p181"; #pin 3
|
NET "bus_clk" LOC = "p181"; #pin 3
|
#NET "uart_csn" LOC = "p187"; #pin 4
|
NET "bus_reset" LOC = "p187"; #pin 4
|
#NET "test_rw" LOC = "p188"; #pin 5
|
#NET "pin5" LOC = "p188"; #pin 5
|
#NET "test_d0" LOC = "p189"; #pin 6
|
#NET "pin6" LOC = "p189"; #pin 6
|
#NET "test_d1" LOC = "p191"; #pin 7
|
#NET "pin7" LOC = "p191"; #pin 7
|
#NET "pin8" LOC = "p192"; #pin 8
|
#NET "pin8" LOC = "p192"; #pin 8
|
#NET "pin9" LOC = "p193"; #pin 9
|
#NET "pin9" LOC = "p193"; #pin 9
|
#NET "pin10" LOC = "p194"; #pin 10
|
NET "timer_out" LOC = "p194"; #pin 10
|
NET "test_cc<0>" LOC = "p198"; #pin 11
|
NET "bus_data<0>" LOC = "p198"; #pin 11
|
NET "test_cc<1>" LOC = "p199"; #pin 12
|
NET "bus_data<1>" LOC = "p199"; #pin 12
|
NET "test_cc<2>" LOC = "p200"; #pin 13
|
NET "bus_data<2>" LOC = "p200"; #pin 13
|
NET "test_cc<3>" LOC = "p201"; #pin 14
|
NET "bus_data<3>" LOC = "p201"; #pin 14
|
NET "test_cc<4>" LOC = "p202"; #pin 15
|
NET "bus_data<4>" LOC = "p202"; #pin 15
|
NET "test_cc<5>" LOC = "p203"; #pin 16
|
NET "bus_data<5>" LOC = "p203"; #pin 16
|
NET "test_cc<6>" LOC = "p204"; #pin 17
|
NET "bus_data<6>" LOC = "p204"; #pin 17
|
NET "test_cc<7>" LOC = "p205"; #pin 18
|
NET "bus_data<7>" LOC = "p205"; #pin 18
|
#NET "pin19" LOC = "p206"; #pin 19
|
NET "bus_rw" LOC = "p206"; #pin 19
|
#
|
#
|
# Timing groups
|
# Timing Groups
|
#
|
#
|
INST "ram_addr<0>" TNM = "ram_addr";
|
INST "ram_addr<0>" TNM = "gram_addr";
|
INST "ram_addr<1>" TNM = "ram_addr";
|
INST "ram_addr<1>" TNM = "gram_addr";
|
INST "ram_addr<2>" TNM = "ram_addr";
|
INST "ram_addr<2>" TNM = "gram_addr";
|
INST "ram_addr<3>" TNM = "ram_addr";
|
INST "ram_addr<3>" TNM = "gram_addr";
|
INST "ram_addr<4>" TNM = "ram_addr";
|
INST "ram_addr<4>" TNM = "gram_addr";
|
INST "ram_addr<5>" TNM = "ram_addr";
|
INST "ram_addr<5>" TNM = "gram_addr";
|
INST "ram_addr<6>" TNM = "ram_addr";
|
INST "ram_addr<6>" TNM = "gram_addr";
|
INST "ram_addr<7>" TNM = "ram_addr";
|
INST "ram_addr<7>" TNM = "gram_addr";
|
INST "ram_addr<8>" TNM = "ram_addr";
|
INST "ram_addr<8>" TNM = "gram_addr";
|
INST "ram_addr<9>" TNM = "ram_addr";
|
INST "ram_addr<9>" TNM = "gram_addr";
|
INST "ram_addr<10>" TNM = "ram_addr";
|
INST "ram_addr<10>" TNM = "gram_addr";
|
INST "ram_addr<11>" TNM = "ram_addr";
|
INST "ram_addr<11>" TNM = "gram_addr";
|
INST "ram_addr<12>" TNM = "ram_addr";
|
INST "ram_addr<12>" TNM = "gram_addr";
|
INST "ram_addr<13>" TNM = "ram_addr";
|
INST "ram_addr<13>" TNM = "gram_addr";
|
INST "ram_addr<14>" TNM = "ram_addr";
|
INST "ram_addr<14>" TNM = "gram_addr";
|
INST "ram_addr<15>" TNM = "ram_addr";
|
INST "ram_addr<15>" TNM = "gram_addr";
|
INST "ram_addr<16>" TNM = "ram_addr";
|
INST "ram_addr<16>" TNM = "gram_addr";
|
INST "ram_data<0>" TNM = "ram_data";
|
INST "ram_data<0>" TNM = "gram_data";
|
INST "ram_data<1>" TNM = "ram_data";
|
INST "ram_data<1>" TNM = "gram_data";
|
INST "ram_data<2>" TNM = "ram_data";
|
INST "ram_data<2>" TNM = "gram_data";
|
INST "ram_data<3>" TNM = "ram_data";
|
INST "ram_data<3>" TNM = "gram_data";
|
INST "ram_data<4>" TNM = "ram_data";
|
INST "ram_data<4>" TNM = "gram_data";
|
INST "ram_data<5>" TNM = "ram_data";
|
INST "ram_data<5>" TNM = "gram_data";
|
INST "ram_data<6>" TNM = "ram_data";
|
INST "ram_data<6>" TNM = "gram_data";
|
INST "ram_data<7>" TNM = "ram_data";
|
INST "ram_data<7>" TNM = "gram_data";
|
INST "ram_data<8>" TNM = "ram_data";
|
INST "ram_data<8>" TNM = "gram_data";
|
INST "ram_data<9>" TNM = "ram_data";
|
INST "ram_data<9>" TNM = "gram_data";
|
INST "ram_data<10>" TNM = "ram_data";
|
INST "ram_data<10>" TNM = "gram_data";
|
INST "ram_data<11>" TNM = "ram_data";
|
INST "ram_data<11>" TNM = "gram_data";
|
INST "ram_data<12>" TNM = "ram_data";
|
INST "ram_data<12>" TNM = "gram_data";
|
INST "ram_data<13>" TNM = "ram_data";
|
INST "ram_data<13>" TNM = "gram_data";
|
INST "ram_data<14>" TNM = "ram_data";
|
INST "ram_data<14>" TNM = "gram_data";
|
INST "ram_data<15>" TNM = "ram_data";
|
INST "ram_data<15>" TNM = "gram_data";
|
INST "ram_wrln" TNM = "ram_wr";
|
INST "ram_wrln" TNM = "gram_wr";
|
INST "ram_wrun" TNM = "ram_wr";
|
INST "ram_wrun" TNM = "gram_wr";
|
INST "ram_csn" TNM = "ram_cs";
|
INST "ram_csn" TNM = "gram_cs";
|
INST "test_alu<0>" TNM = "test_alu";
|
#
|
INST "test_alu<1>" TNM = "test_alu";
|
# Timing Constraints
|
INST "test_alu<2>" TNM = "test_alu";
|
#
|
INST "test_alu<3>" TNM = "test_alu";
|
#TIMEGRP "gram_cs" OFFSET = OUT 40 ns AFTER "sysclk";
|
INST "test_alu<4>" TNM = "test_alu";
|
#TIMEGRP "gram_wr" OFFSET = OUT 40 ns AFTER "sysclk";
|
INST "test_alu<5>" TNM = "test_alu";
|
#TIMEGRP "gram_addr" OFFSET = OUT 40 ns AFTER "sysclk";
|
INST "test_alu<6>" TNM = "test_alu";
|
#TIMEGRP "gram_data" OFFSET = OUT 40 ns AFTER "sysclk";
|
INST "test_alu<7>" TNM = "test_alu";
|
#TIMEGRP "gram_data" OFFSET = IN 15 ns BEFORE "sysclk";
|
INST "test_alu<8>" TNM = "test_alu";
|
#TIMEGRP "gtest_alu" OFFSET = OUT 90 ns AFTER "sysclk";
|
INST "test_alu<9>" TNM = "test_alu";
|
#TIMEGRP "gtest_cc" OFFSET = OUT 95 ns AFTER "sysclk";
|
INST "test_alu<10>" TNM = "test_alu";
|
|
INST "test_alu<11>" TNM = "test_alu";
|
|
INST "test_alu<12>" TNM = "test_alu";
|
|
INST "test_alu<13>" TNM = "test_alu";
|
|
INST "test_alu<14>" TNM = "test_alu";
|
|
INST "test_alu<15>" TNM = "test_alu";
|
|
INST "test_cc<0>" TNM = "test_cc";
|
|
INST "test_cc<1>" TNM = "test_cc";
|
|
INST "test_cc<2>" TNM = "test_cc";
|
|
INST "test_cc<3>" TNM = "test_cc";
|
|
INST "test_cc<4>" TNM = "test_cc";
|
|
INST "test_cc<5>" TNM = "test_cc";
|
|
INST "test_cc<6>" TNM = "test_cc";
|
|
INST "test_cc<7>" TNM = "test_cc";
|
|
TIMEGRP "ram_cs" OFFSET = OUT 35 ns AFTER "sysclk";
|
|
TIMEGRP "ram_wr" OFFSET = OUT 35 ns AFTER "sysclk";
|
|
TIMEGRP "ram_addr" OFFSET = OUT 35 ns AFTER "sysclk";
|
|
TIMEGRP "ram_data" OFFSET = OUT 35 ns AFTER "sysclk";
|
|
TIMEGRP "ram_data" OFFSET = IN 15 ns BEFORE "sysclk";
|
|
TIMEGRP "test_alu" OFFSET = OUT 90 ns AFTER "sysclk";
|
|
TIMEGRP "test_cc" OFFSET = OUT 90 ns AFTER "sysclk";
|
|
NET "sysclk" TNM_NET = "sysclk";
|
NET "sysclk" TNM_NET = "sysclk";
|
TIMESPEC "TS_sysclk" = PERIOD "sysclk" 100 ns LOW 50 %;
|
TIMESPEC "TS_sysclk" = PERIOD "sysclk" 100 ns LOW 50 %;
|
NET "ram_addr<0>" FAST;
|
#
|
NET "ram_addr<1>" FAST;
|
# Fast I/O Pins
|
NET "ram_addr<2>" FAST;
|
#
|
NET "ram_addr<3>" FAST;
|
|
NET "ram_addr<4>" FAST;
|
|
NET "ram_addr<5>" FAST;
|
|
NET "ram_addr<6>" FAST;
|
|
NET "ram_addr<7>" FAST;
|
|
NET "ram_addr<8>" FAST;
|
|
NET "ram_addr<9>" FAST;
|
|
NET "ram_addr<10>" FAST;
|
|
NET "ram_addr<11>" FAST;
|
|
NET "ram_addr<12>" FAST;
|
|
NET "ram_addr<13>" FAST;
|
|
NET "ram_addr<14>" FAST;
|
|
NET "ram_addr<15>" FAST;
|
|
NET "ram_addr<16>" FAST;
|
|
NET "ram_csn" FAST;
|
NET "ram_csn" FAST;
|
NET "ram_data<0>" FAST;
|
|
NET "ram_data<1>" FAST;
|
|
NET "ram_data<2>" FAST;
|
|
NET "ram_data<3>" FAST;
|
|
NET "ram_data<4>" FAST;
|
|
NET "ram_data<5>" FAST;
|
|
NET "ram_data<6>" FAST;
|
|
NET "ram_data<7>" FAST;
|
|
NET "ram_data<8>" FAST;
|
|
NET "ram_data<9>" FAST;
|
|
NET "ram_data<10>" FAST;
|
|
NET "ram_data<11>" FAST;
|
|
NET "ram_data<12>" FAST;
|
|
NET "ram_data<13>" FAST;
|
|
NET "ram_data<14>" FAST;
|
|
NET "ram_data<15>" FAST;
|
|
NET "ram_wrln" FAST;
|
NET "ram_wrln" FAST;
|
NET "ram_wrun" FAST;
|
NET "ram_wrun" FAST;
|
