OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [bus/] [data_pins.v] - Diff between revs 3 and 8

Show entire file | Details | Blame | View Log

Rev 3 Rev 8
Line 18... Line 18...
 
 
module data_pins(
module data_pins(
        bus_db_pin_oe,
        bus_db_pin_oe,
        bus_db_pin_re,
        bus_db_pin_re,
        ctl_bus_db_we,
        ctl_bus_db_we,
        bus_db_oe,
 
        clk,
        clk,
 
        ctl_bus_db_oe,
        D,
        D,
        db
        db
);
);
 
 
 
 
input wire      bus_db_pin_oe;
input wire      bus_db_pin_oe;
input wire      bus_db_pin_re;
input wire      bus_db_pin_re;
input wire      ctl_bus_db_we;
input wire      ctl_bus_db_we;
input wire      bus_db_oe;
 
input wire      clk;
input wire      clk;
 
input wire      ctl_bus_db_oe;
inout wire      [7:0] D;
inout wire      [7:0] D;
inout wire      [7:0] db;
inout wire      [7:0] db;
 
 
reg     [7:0] dout;
reg     [7:0] dout;
wire    [7:0] SYNTHESIZED_WIRE_0;
wire    [7:0] SYNTHESIZED_WIRE_0;
Line 60... Line 60...
 
 
assign  SYNTHESIZED_WIRE_0 = SYNTHESIZED_WIRE_3 | SYNTHESIZED_WIRE_4;
assign  SYNTHESIZED_WIRE_0 = SYNTHESIZED_WIRE_3 | SYNTHESIZED_WIRE_4;
 
 
assign  SYNTHESIZED_WIRE_2 = ctl_bus_db_we | bus_db_pin_re;
assign  SYNTHESIZED_WIRE_2 = ctl_bus_db_we | bus_db_pin_re;
 
 
assign  db[7] = bus_db_oe ? dout[7] : 1'bz;
assign  db[7] = ctl_bus_db_oe ? dout[7] : 1'bz;
assign  db[6] = bus_db_oe ? dout[6] : 1'bz;
assign  db[6] = ctl_bus_db_oe ? dout[6] : 1'bz;
assign  db[5] = bus_db_oe ? dout[5] : 1'bz;
assign  db[5] = ctl_bus_db_oe ? dout[5] : 1'bz;
assign  db[4] = bus_db_oe ? dout[4] : 1'bz;
assign  db[4] = ctl_bus_db_oe ? dout[4] : 1'bz;
assign  db[3] = bus_db_oe ? dout[3] : 1'bz;
assign  db[3] = ctl_bus_db_oe ? dout[3] : 1'bz;
assign  db[2] = bus_db_oe ? dout[2] : 1'bz;
assign  db[2] = ctl_bus_db_oe ? dout[2] : 1'bz;
assign  db[1] = bus_db_oe ? dout[1] : 1'bz;
assign  db[1] = ctl_bus_db_oe ? dout[1] : 1'bz;
assign  db[0] = bus_db_oe ? dout[0] : 1'bz;
assign  db[0] = ctl_bus_db_oe ? dout[0] : 1'bz;
 
 
assign  D[7] = bus_db_pin_oe ? dout[7] : 1'bz;
assign  D[7] = bus_db_pin_oe ? dout[7] : 1'bz;
assign  D[6] = bus_db_pin_oe ? dout[6] : 1'bz;
assign  D[6] = bus_db_pin_oe ? dout[6] : 1'bz;
assign  D[5] = bus_db_pin_oe ? dout[5] : 1'bz;
assign  D[5] = bus_db_pin_oe ? dout[5] : 1'bz;
assign  D[4] = bus_db_pin_oe ? dout[4] : 1'bz;
assign  D[4] = bus_db_pin_oe ? dout[4] : 1'bz;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.