| Line 1... |
Line 1... |
// Automatically generated by genref.py
|
// Automatically generated by genref.py
|
|
|
// Module: control/decode_state.v
|
// Module: control/decode_state.v
|
output logic ctl_state_iy_set,
|
output reg ctl_state_iy_set,
|
output logic ctl_state_ixiy_clr,
|
output reg ctl_state_ixiy_clr,
|
output logic ctl_state_ixiy_we,
|
output reg ctl_state_ixiy_we,
|
output logic ctl_state_halt_set,
|
output reg ctl_state_halt_set,
|
output logic ctl_state_tbl_clr,
|
output reg ctl_state_tbl_clr,
|
output logic ctl_state_tbl_ed_set,
|
output reg ctl_state_tbl_ed_set,
|
output logic ctl_state_tbl_cb_set,
|
output reg ctl_state_tbl_cb_set,
|
output logic ctl_state_alu,
|
output reg ctl_state_alu,
|
output logic ctl_repeat_we,
|
output reg ctl_repeat_we,
|
|
|
// Module: control/interrupts.v
|
// Module: control/interrupts.v
|
output logic ctl_iff1_iff2,
|
output reg ctl_iff1_iff2,
|
output logic ctl_iffx_we,
|
output reg ctl_iffx_we,
|
output logic ctl_iffx_bit,
|
output reg ctl_iffx_bit,
|
output logic ctl_im_we,
|
output reg ctl_im_we,
|
output logic ctl_no_ints,
|
output reg ctl_no_ints,
|
|
|
// Module: control/ir.v
|
// Module: control/ir.v
|
output logic ctl_ir_we,
|
output reg ctl_ir_we,
|
|
|
// Module: control/memory_ifc.v
|
// Module: control/memory_ifc.v
|
output logic ctl_mRead,
|
output reg ctl_mRead,
|
output logic ctl_mWrite,
|
output reg ctl_mWrite,
|
output logic ctl_iorw,
|
output reg ctl_iorw,
|
|
|
// Module: alu/alu_control.v
|
// Module: alu/alu_control.v
|
output logic ctl_shift_en,
|
output reg ctl_shift_en,
|
output logic ctl_daa_oe,
|
output reg ctl_daa_oe,
|
output logic ctl_alu_op_low,
|
output reg ctl_alu_op_low,
|
output logic ctl_cond_short,
|
output reg ctl_cond_short,
|
output logic ctl_alu_core_hf,
|
output reg ctl_alu_core_hf,
|
output logic ctl_eval_cond,
|
output reg ctl_eval_cond,
|
output logic ctl_66_oe,
|
output reg ctl_66_oe,
|
output logic [1:0] ctl_pf_sel,
|
output reg [1:0] ctl_pf_sel,
|
|
|
// Module: alu/alu_select.v
|
// Module: alu/alu_select.v
|
output logic ctl_alu_oe,
|
output reg ctl_alu_oe,
|
output logic ctl_alu_shift_oe,
|
output reg ctl_alu_shift_oe,
|
output logic ctl_alu_op2_oe,
|
output reg ctl_alu_op2_oe,
|
output logic ctl_alu_res_oe,
|
output reg ctl_alu_res_oe,
|
output logic ctl_alu_op1_oe,
|
output reg ctl_alu_op1_oe,
|
output logic ctl_alu_bs_oe,
|
output reg ctl_alu_bs_oe,
|
output logic ctl_alu_op1_sel_bus,
|
output reg ctl_alu_op1_sel_bus,
|
output logic ctl_alu_op1_sel_low,
|
output reg ctl_alu_op1_sel_low,
|
output logic ctl_alu_op1_sel_zero,
|
output reg ctl_alu_op1_sel_zero,
|
output logic ctl_alu_op2_sel_zero,
|
output reg ctl_alu_op2_sel_zero,
|
output logic ctl_alu_op2_sel_bus,
|
output reg ctl_alu_op2_sel_bus,
|
output logic ctl_alu_op2_sel_lq,
|
output reg ctl_alu_op2_sel_lq,
|
output logic ctl_alu_sel_op2_neg,
|
output reg ctl_alu_sel_op2_neg,
|
output logic ctl_alu_sel_op2_high,
|
output reg ctl_alu_sel_op2_high,
|
output logic ctl_alu_core_R,
|
output reg ctl_alu_core_R,
|
output logic ctl_alu_core_V,
|
output reg ctl_alu_core_V,
|
output logic ctl_alu_core_S,
|
output reg ctl_alu_core_S,
|
|
|
// Module: alu/alu_flags.v
|
// Module: alu/alu_flags.v
|
output logic ctl_flags_oe,
|
output reg ctl_flags_oe,
|
output logic ctl_flags_bus,
|
output reg ctl_flags_bus,
|
output logic ctl_flags_alu,
|
output reg ctl_flags_alu,
|
output logic ctl_flags_nf_set,
|
output reg ctl_flags_nf_set,
|
output logic ctl_flags_cf_set,
|
output reg ctl_flags_cf_set,
|
output logic ctl_flags_cf_cpl,
|
output reg ctl_flags_cf_cpl,
|
output logic ctl_flags_cf_we,
|
output reg ctl_flags_cf_we,
|
output logic ctl_flags_sz_we,
|
output reg ctl_flags_sz_we,
|
output logic ctl_flags_xy_we,
|
output reg ctl_flags_xy_we,
|
output logic ctl_flags_hf_we,
|
output reg ctl_flags_hf_we,
|
output logic ctl_flags_pf_we,
|
output reg ctl_flags_pf_we,
|
output logic ctl_flags_nf_we,
|
output reg ctl_flags_nf_we,
|
output logic ctl_flags_cf2_we,
|
output reg ctl_flags_cf2_we,
|
output logic ctl_flags_hf_cpl,
|
output reg ctl_flags_hf_cpl,
|
output logic ctl_flags_use_cf2,
|
output reg ctl_flags_use_cf2,
|
output logic ctl_flags_hf2_we,
|
output reg ctl_flags_hf2_we,
|
output logic ctl_flags_nf_clr,
|
output reg ctl_flags_nf_clr,
|
output logic ctl_alu_zero_16bit,
|
output reg ctl_alu_zero_16bit,
|
output logic [1:0] ctl_flags_cf2_sel,
|
output reg ctl_flags_cf2_sel_shift,
|
|
output reg ctl_flags_cf2_sel_daa,
|
|
|
// Module: registers/reg_file.v
|
// Module: registers/reg_file.v
|
output logic ctl_sw_4d,
|
output reg ctl_sw_4u,
|
output logic ctl_sw_4u,
|
output reg ctl_reg_in_hi,
|
output logic ctl_reg_in_hi,
|
output reg ctl_reg_in_lo,
|
output logic ctl_reg_in_lo,
|
output reg ctl_reg_out_lo,
|
output logic ctl_reg_out_lo,
|
output reg ctl_reg_out_hi,
|
output logic ctl_reg_out_hi,
|
|
|
|
// Module: registers/reg_control.v
|
// Module: registers/reg_control.v
|
output logic ctl_reg_exx,
|
output reg ctl_reg_exx,
|
output logic ctl_reg_ex_af,
|
output reg ctl_reg_ex_af,
|
output logic ctl_reg_ex_de_hl,
|
output reg ctl_reg_ex_de_hl,
|
output logic ctl_reg_use_sp,
|
output reg ctl_reg_use_sp,
|
output logic ctl_reg_sel_pc,
|
output reg ctl_reg_sel_pc,
|
output logic ctl_reg_sel_ir,
|
output reg ctl_reg_sel_ir,
|
output logic ctl_reg_sel_wz,
|
output reg ctl_reg_sel_wz,
|
output logic ctl_reg_gp_we,
|
output reg ctl_reg_gp_we,
|
output logic ctl_reg_not_pc,
|
output reg ctl_reg_not_pc,
|
output logic ctl_reg_sys_we_lo,
|
output reg ctl_reg_sys_we_lo,
|
output logic ctl_reg_sys_we_hi,
|
output reg ctl_reg_sys_we_hi,
|
output logic ctl_reg_sys_we,
|
output reg ctl_reg_sys_we,
|
output logic [1:0] ctl_reg_gp_hilo,
|
output reg ctl_sw_4d,
|
output logic [1:0] ctl_reg_gp_sel,
|
output reg [1:0] ctl_reg_gp_hilo,
|
output logic [1:0] ctl_reg_sys_hilo,
|
output reg [1:0] ctl_reg_gp_sel,
|
|
output reg [1:0] ctl_reg_sys_hilo,
|
|
|
// Module: bus/address_latch.v
|
// Module: bus/address_latch.v
|
output logic ctl_inc_cy,
|
output reg ctl_inc_cy,
|
output logic ctl_inc_dec,
|
output reg ctl_inc_dec,
|
output logic ctl_inc_zero,
|
output reg ctl_al_we,
|
output logic ctl_al_we,
|
output reg ctl_inc_limit6,
|
output logic ctl_inc_limit6,
|
output reg ctl_bus_inc_oe,
|
output logic ctl_bus_inc_oe,
|
output reg ctl_apin_mux,
|
output logic ctl_apin_mux,
|
output reg ctl_apin_mux2,
|
output logic ctl_apin_mux2,
|
|
|
|
// Module: bus/bus_control.v
|
// Module: bus/bus_control.v
|
output logic ctl_bus_ff_oe,
|
output reg ctl_bus_ff_oe,
|
output logic ctl_bus_zero_oe,
|
output reg ctl_bus_zero_oe,
|
output logic ctl_bus_db_oe,
|
|
|
// Module: bus/bus_switch.v
|
// Module: bus/bus_switch.sv
|
output reg ctl_sw_1u,
|
output logic ctl_sw_1u,
|
output reg ctl_sw_1d,
|
output logic ctl_sw_1d,
|
output reg ctl_sw_2u,
|
output logic ctl_sw_2u,
|
output reg ctl_sw_2d,
|
output logic ctl_sw_2d,
|
output reg ctl_sw_mask543_en,
|
output logic ctl_sw_mask543_en,
|
|
|
|
// Module: bus/data_pins.v
|
// Module: bus/data_pins.v
|
output logic ctl_bus_db_we,
|
output reg ctl_bus_db_we,
|
|
output reg ctl_bus_db_oe,
|
|
|
No newline at end of file
|
No newline at end of file
|
