URL
https://opencores.org/ocsvn/a-z80/a-z80/trunk
[/] [a-z80/] [trunk/] [cpu/] [export.py] - Diff between revs 8 and 13
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 8 |
Rev 13 |
| Line 21... |
Line 21... |
from shutil import copyfile
|
from shutil import copyfile
|
|
|
if len(sys.argv) != 2:
|
if len(sys.argv) != 2:
|
print ("\nUsage: export.py <destination-folder>\n")
|
print ("\nUsage: export.py <destination-folder>\n")
|
print ("Copies all core A-Z80 Verilog files to a destination of your choice.")
|
print ("Copies all core A-Z80 Verilog files to a destination of your choice.")
|
print ("The files copied are necessary and sufficient to include with your project.")
|
print ("The files copied are necessary and sufficient to include with your project.\n")
|
|
print ("Note for the users of Lattice FPGA toolset: instead of data_pins.v, manually")
|
|
print ("copy and use data_pins_lattice.v file instead.")
|
exit(-1)
|
exit(-1)
|
|
|
dest = sys.argv[1]
|
dest = sys.argv[1]
|
total = 0
|
total = 0
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.