OpenCores
URL https://opencores.org/ocsvn/ac97/ac97/trunk

Subversion Repositories ac97

[/] [ac97/] [trunk/] [rtl/] [verilog/] [ac97_wb_if.v] - Diff between revs 10 and 14

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 10 Rev 14
Line 10... Line 10...
////                                                             ////
////                                                             ////
////  Downloaded from: http://www.opencores.org/cores/ac97_ctrl/ ////
////  Downloaded from: http://www.opencores.org/cores/ac97_ctrl/ ////
////                                                             ////
////                                                             ////
/////////////////////////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////
////                                                             ////
////                                                             ////
//// Copyright (C) 2001 Rudolf Usselmann                         ////
//// Copyright (C) 2000-2002 Rudolf Usselmann                    ////
 
////                         www.asics.ws                        ////
////                    rudi@asics.ws                            ////
////                    rudi@asics.ws                            ////
////                                                             ////
////                                                             ////
//// This source file may be used and distributed without        ////
//// This source file may be used and distributed without        ////
//// restriction provided that this copyright statement is not   ////
//// restriction provided that this copyright statement is not   ////
//// removed from the file and that any derivative work contains ////
//// removed from the file and that any derivative work contains ////
Line 36... Line 37...
////                                                             ////
////                                                             ////
/////////////////////////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////
 
 
//  CVS Log
//  CVS Log
//
//
//  $Id: ac97_wb_if.v,v 1.3 2002-03-05 04:44:05 rudi Exp $
//  $Id: ac97_wb_if.v,v 1.4 2002-09-19 06:30:56 rudi Exp $
//
//
//  $Date: 2002-03-05 04:44:05 $
//  $Date: 2002-09-19 06:30:56 $
//  $Revision: 1.3 $
//  $Revision: 1.4 $
//  $Author: rudi $
//  $Author: rudi $
//  $Locker:  $
//  $Locker:  $
//  $State: Exp $
//  $State: Exp $
//
//
// Change History:
// Change History:
//               $Log: not supported by cvs2svn $
//               $Log: not supported by cvs2svn $
 
//               Revision 1.3  2002/03/05 04:44:05  rudi
 
//
 
//               - Fixed the order of the thrash hold bits to match the spec.
 
//               - Many minor synthesis cleanup items ...
 
//
//               Revision 1.2  2001/08/10 08:09:42  rudi
//               Revision 1.2  2001/08/10 08:09:42  rudi
//
//
//               - Removed RTY_O output.
//               - Removed RTY_O output.
//               - Added Clock and Reset Inputs to documentation.
//               - Added Clock and Reset Inputs to documentation.
//               - Changed IO names to be more clear.
//               - Changed IO names to be more clear.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.