OpenCores
URL https://opencores.org/ocsvn/adv_debug_sys/adv_debug_sys/trunk

Subversion Repositories adv_debug_sys

[/] [adv_debug_sys/] [trunk/] [Hardware/] [adv_dbg_if/] [bench/] [README_testbench.txt] - Diff between revs 8 and 32

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 8 Rev 32
Line 1... Line 1...
1README_testbench.txt
README_testbench.txt
Advanced Debug Module (adv_dbg_if)
Advanced Debug Module (adv_dbg_if)
Nathan Yawn, nathan.yawn@opencores.org
Nathan Yawn, nathan.yawn@opencores.org
 
 
Two testbenches are supplied with the advanced debug interface. The first
Two testbenches are supplied with the advanced debug interface. The first
uses behavioral simulation of a wishbone bus with a memory attached, and
uses behavioral simulation of a wishbone bus with a memory attached, and
another behavioral simulatioin of an OR1200 CPU.  This testbench performs
another behavioral simulation of an OR1200 CPU.  This testbench performs
and tests bus / memory operations, and performs a few CPU operations, The
and tests bus / memory operations, and performs a few CPU operations, The
top-level module is in adv_dbg_tb.v.  Other than the beavioral models, it
top-level module is in adv_dbg_tb.v.  Other than the beavioral models, it
instantiates an adv_dbg_if (found in ../rtl/verilog/), and a JTAG TAP
instantiates an adv_dbg_if (found in ../rtl/verilog/), and a JTAG TAP
("jtag" module, not included with this module).  Note that the TAP
("jtag" module, not included with this module).  Note that the TAP
distributed by OpenCores will  not work correctly; use the version modified
distributed by OpenCores will  not work correctly; use the version modified
Line 19... Line 19...
the JTAG TAP.  This testbench is less polished, but includes a functional
the JTAG TAP.  This testbench is less polished, but includes a functional
test of the single-step capability of the CPU.
test of the single-step capability of the CPU.
 
 
Both testbenches were written for use in  ModelSim (version 6.3).  A
Both testbenches were written for use in  ModelSim (version 6.3).  A
wave.do file is also included for each testbench, which will display a
wave.do file is also included for each testbench, which will display a
useful collectino of signals in the ModelSim wave view.
useful collection of signals in the ModelSim wave view.
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.