OpenCores
URL https://opencores.org/ocsvn/adv_debug_sys/adv_debug_sys/trunk

Subversion Repositories adv_debug_sys

[/] [adv_debug_sys/] [trunk/] [Hardware/] [altera_virtual_jtag/] [rtl/] [vhdl/] [altera_virtual_jtag.vhd] - Diff between revs 30 and 32

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 30 Rev 32
Line 1... Line 1...
----------------------------------------------------------------------
//////////////////////////////////////////////////////////////////////
----                                                              ----
////                                                              ////
----  altera_virtual_jtag.vhd                                     ----
////  altera_virtual_jtag.vhd                                     ////
----                                                              ----
////                                                              ////
----                                                              ----
////                                                              ////
----                                                              ----
////                                                              ////
----  Author(s):                                                  ----
////  Author(s):                                                  ////
----       Nathan Yawn (nathan.yawn@opencores.org)                ----
////       Nathan Yawn (nathan.yawn@opencores.org)                ////
----                                                              ----
////                                                              ////
----                                                              ----
////                                                              ////
----                                                              ----
////                                                              ////
---------------------------------------------------------------------
//////////////////////////////////////////////////////////////////////
----                                                              ----
////                                                              ////
---- Copyright (C) 2003-2008 Authors                              ----
//// Copyright (C) 2003-2008 Authors                              ////
----                                                              ----
////                                                              ////
---- This source file may be used and distributed without         ----
//// This source file may be used and distributed without         ////
---- restriction provided that this copyright statement is not    ----
//// restriction provided that this copyright statement is not    ////
---- removed from the file and that any derivative work contains  ----
//// removed from the file and that any derivative work contains  ////
---- the original copyright notice and the associated disclaimer. ----
//// the original copyright notice and the associated disclaimer. ////
----                                                              ----
////                                                              ////
---- This source file is free software; you can redistribute it   ----
//// This source file is free software; you can redistribute it   ////
---- and/or modify it under the terms of the GNU Lesser General   ----
//// and/or modify it under the terms of the GNU Lesser General   ////
---- Public License as published by the Free Software Foundation; ----
//// Public License as published by the Free Software Foundation; ////
---- either version 2.1 of the License, or (at your option) any   ----
//// either version 2.1 of the License, or (at your option) any   ////
---- later version.                                               ----
//// later version.                                               ////
----                                                              ----
////                                                              ////
---- This source is distributed in the hope that it will be       ----
//// This source is distributed in the hope that it will be       ////
---- useful, but WITHOUT ANY WARRANTY; without even the implied   ----
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ----
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
---- PURPOSE.  See the GNU Lesser General Public License for more ----
//// PURPOSE.  See the GNU Lesser General Public License for more ////
---- details.                                                     ----
//// details.                                                     ////
----                                                              ----
////                                                              ////
---- You should have received a copy of the GNU Lesser General    ----
//// You should have received a copy of the GNU Lesser General    ////
---- Public License along with this source; if not, download it   ----
//// Public License along with this source; if not, download it   ////
---- from http://www.opencores.org/lgpl.shtml                     ----
//// from http://www.opencores.org/lgpl.shtml                     ////
----                                                              ----
////                                                              ////
----------------------------------------------------------------------
//////////////////////////////////////////////////////////////////////
--                                                                  --
//                                                                  //
-- This file is a wrapper for the Altera Virtual JTAG device.       --
// This file is a wrapper for the Altera Virtual JTAG device.       //
-- It is designed to take the place of a separate TAP               --
// It is designed to take the place of a separate TAP               //
-- controller in Altera systems, to allow a user to access a CPU    --
// controller in Altera systems, to allow a user to access a CPU    //
-- debug module (such as that of the OR1200) through the FPGA's     --
// debug module (such as that of the OR1200) through the FPGA's     //
-- dedicated JTAG / configuration port.                             --
// dedicated JTAG / configuration port.                             //
--                                                                  --
//                                                                  //
----------------------------------------------------------------------
//////////////////////////////////////////////////////////////////////
--
//
-- CVS Revision History
// CVS Revision History
--
//
-- $Log: altera_virtual_jtag.vhd,v $
// $Log: altera_virtual_jtag.vhd,v $
-- Revision 1.3  2009/06/16 02:53:19  Nathan
// Revision 1.3  2009-06-16 02:53:19  Nathan
-- Changed some signal names for better consistency between different hardware modules.
// Changed some signal names for better consistency between different hardware modules.
--
//
-- Revision 1.2  2009/05/17 20:54:47  Nathan
// Revision 1.2  2009/05/17 20:54:47  Nathan
-- Changed email address to opencores.org
// Changed email address to opencores.org
--
//
-- Revision 1.1  2008/07/18 20:09:31  Nathan
// Revision 1.1  2008/07/18 20:09:31  Nathan
-- Changed directory structure to match existing projects.
// Changed directory structure to match existing projects.
--
//
-- Revision 1.2  2008/05/22 19:55:20  Nathan
// Revision 1.2  2008/05/22 19:55:20  Nathan
-- Added added copyright, CVS log, and brief description.
// Added added copyright, CVS log, and brief description.
--
//
 
 
 
 
LIBRARY ieee;
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_1164.all;
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.