OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [AEMB2_712/] [rtl/] [verilog/] [aeMB_edk32.v] - Diff between revs 44 and 45

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 44 Rev 45
Line 1... Line 1...
// $Id: aeMB_edk32.v,v 1.2 2007-11-02 19:20:58 sybreon Exp $
// $Id: aeMB_edk32.v,v 1.3 2007-11-03 08:34:55 sybreon Exp $
//
//
// AEMB EDK 3.2 Compatible Core
// AEMB EDK 3.2 Compatible Core
//
//
// Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
// Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
//  
//  
Line 18... Line 18...
// License along with this library; if not, write to the Free Software
// License along with this library; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
// USA
// USA
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.2  2007/11/02 19:20:58  sybreon
 
// Added better (beta) interrupt support.
 
// Changed MSR_IE to disabled at reset as per MB docs.
 
//
// Revision 1.1  2007/11/02 03:25:40  sybreon
// Revision 1.1  2007/11/02 03:25:40  sybreon
// New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
// New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
// Fixed various minor data hazard bugs.
// Fixed various minor data hazard bugs.
// Code compatible with -O0/1/2/3/s generated code.
// Code compatible with -O0/1/2/3/s generated code.
//
//
Line 96... Line 100...
   wire [31:0]           rRES_MUL, rRES_BSF;
   wire [31:0]           rRES_MUL, rRES_BSF;
 
 
   // --- OPTIONAL COMPONENTS -----------------------------------
   // --- OPTIONAL COMPONENTS -----------------------------------
   // Trade off hardware size/speed for software speed
   // Trade off hardware size/speed for software speed
 
 
   /*
 
   aeMB_mult
   aeMB_mult
     mult (
     mult (
           // Outputs
           // Outputs
           .rRES_MUL                    (rRES_MUL[31:0]),
           .rRES_MUL                    (rRES_MUL[31:0]),
           // Inputs
           // Inputs
           .rOPA                        (rOPA[31:0]),
           .rOPA                        (rOPA[31:0]),
           .rOPB                        (rOPB[31:0]));
           .rOPB                        (rOPB[31:0]));
    */
 
   /*
 
   aeMB_bsft
   aeMB_bsft
     bsft (
     bsft (
           // Outputs
           // Outputs
           .rRES_BSF                    (rRES_BSF[31:0]),
           .rRES_BSF                    (rRES_BSF[31:0]),
           // Inputs
           // Inputs
           .rOPA                        (rOPA[31:0]),
           .rOPA                        (rOPA[31:0]),
           .rOPB                        (rOPB[31:0]),
           .rOPB                        (rOPB[31:0]),
           .rALT                        (rALT[10:0]));
           .rALT                        (rALT[10:0]));
    */
 
 
 
   // --- NON-OPTIONAL COMPONENTS -------------------------------
   // --- NON-OPTIONAL COMPONENTS -------------------------------
   // These components make up the main AEMB processor.
   // These components make up the main AEMB processor.
 
 
   aeMB_scon
   aeMB_scon

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.