OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [AEMB2_712/] [sim/] [verilog/] [edk32.v] - Diff between revs 41 and 43

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 41 Rev 43
Line 1... Line 1... 
// $Id: edk32.v,v 1.1 2007-11-02 03:25:45 sybreon Exp $
 
// $Id: edk32.v,v 1.2 2007-11-02 19:16:10 sybreon Exp $
 
//
 
//
 
// AEMB EDK 3.2 Compatible Core TEST
 
// AEMB EDK 3.2 Compatible Core TEST
 
//
 
//
 
// Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
 
// Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
 
//  
//
Line 18... Line 18... 
// License along with this library; if not, write to the Free Software
 
// License along with this library; if not, write to the Free Software
 
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
 
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
 
// USA
 
// USA
 
//
 
//
 
// $Log: not supported by cvs2svn $
 
// $Log: not supported by cvs2svn $
 
 
 
// Revision 1.1  2007/11/02 03:25:45  sybreon
 
 
 
// New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
 
 
 
// Fixed various minor data hazard bugs.
 
 
 
// Code compatible with -O0/1/2/3/s generated code.
 
 
 
//
 
 
 
 
 
module edk32 ();
 
module edk32 ();
 
 
 
 
 
 
 
 
 
   // INITIAL SETUP //////////////////////////////////////////////////////
 
   // INITIAL SETUP //////////////////////////////////////////////////////
Line 36... Line 41... 
      //$dumpfile("dump.vcd");
 
      //$dumpfile("dump.vcd");
 
      //$dumpvars(1,dut);
 
      //$dumpvars(1,dut);
 
   end
 
   end
 
 
 
 
 
   initial begin
 
   initial begin
 
      inttime = ($random % 143 * 7) + 3210;
 
 
 
      svc = 0;
 
      svc = 0;
 
      sys_clk_i = 1;
 
      sys_clk_i = 1;
 
      sys_rst_i = 1;
 
      sys_rst_i = 1;
 
      sys_int_i = 0;
 
      sys_int_i = 0;
 
      sys_exc_i = 0;
 
      sys_exc_i = 0;
 
      #30 sys_rst_i = 0;
 
      #30 sys_rst_i = 0;
 
   end
 
   end
 
 
 
 
 
   initial fork
 
   initial fork
 
      //inttime $display("FSADFASDFSDAF");      
      //inttime $display("FSADFASDFSDAF");      
      #1000 sys_int_i = 1;
 
      //#10000 sys_int_i = 1;
 
      //#1100 sys_int_i = 0;
 
      //#1100 sys_int_i = 0;
 
      //#100000 $displayh("\nTest Completed."); 
      //#100000 $displayh("\nTest Completed."); 
      //#4000 $finish;
 
      //#4000 $finish;
 
   join
 
   join
 
 
 
 
Line 79... Line 83... 
   assign      {iwb_dat_i[7:0],iwb_dat_i[15:8],iwb_dat_i[23:16],iwb_dat_i[31:24]} = ram[iadr];
 
   assign      {iwb_dat_i[7:0],iwb_dat_i[15:8],iwb_dat_i[23:16],iwb_dat_i[31:24]} = ram[iadr];
 
   assign      {dwb_dat_t} = ram[dwb_adr_o];
 
   assign      {dwb_dat_t} = ram[dwb_adr_o];
 
 
 
 
 
   always @(negedge sys_clk_i) begin
 
   always @(negedge sys_clk_i) begin
 
      iwb_ack_i <= #1 iwb_stb_o;
 
      iwb_ack_i <= #1 iwb_stb_o;
 
      dwb_ack_i <= #1 dwb_stb_o & $random;
 
      dwb_ack_i <= #1 dwb_stb_o;
 
      iadr <= #1 iwb_adr_o;
 
      iadr <= #1 iwb_adr_o;
 
      dadr <= dwb_adr_o;
 
      dadr <= dwb_adr_o;
 
 
 
 
 
      if (dwb_we_o & dwb_stb_o) begin
 
      if (dwb_we_o & dwb_stb_o) begin
 
         case (dwb_sel_o)
 
         case (dwb_sel_o)
Line 93... Line 97... 
           4'h8: ram[dwb_adr_o] <= {dwb_dat_t[31:8],dwb_dat_o[31:24]};
 
           4'h8: ram[dwb_adr_o] <= {dwb_dat_t[31:8],dwb_dat_o[31:24]};
 
           4'h3: ram[dwb_adr_o] <= {dwb_dat_o[7:0],dwb_dat_o[15:8],dwb_dat_t[15:0]};
 
           4'h3: ram[dwb_adr_o] <= {dwb_dat_o[7:0],dwb_dat_o[15:8],dwb_dat_t[15:0]};
 
           4'hC: ram[dwb_adr_o] <= {dwb_dat_t[31:16],dwb_dat_o[23:16],dwb_dat_o[31:24]};
 
           4'hC: ram[dwb_adr_o] <= {dwb_dat_t[31:16],dwb_dat_o[23:16],dwb_dat_o[31:24]};
 
           4'hF: ram[dwb_adr_o] <= {dwb_dat_o[7:0],dwb_dat_o[15:8],dwb_dat_o[23:16],dwb_dat_o[31:24]};
 
           4'hF: ram[dwb_adr_o] <= {dwb_dat_o[7:0],dwb_dat_o[15:8],dwb_dat_o[23:16],dwb_dat_o[31:24]};
 
         endcase // case (dwb_sel_o)     
         endcase // case (dwb_sel_o)     
      end
 
      end // if (dwb_we_o & dwb_stb_o)
 
   end
 
   end // always @ (negedge sys_clk_i)
 
 
 
 
 
   integer i;
 
   integer i;
 
   initial begin
 
   initial begin
 
      for (i=0;i<65535;i=i+1) begin
 
      for (i=0;i<65535;i=i+1) begin
 
         ram[i] <= $random;
 
         ram[i] <= $random;
Line 108... Line 112... 
 
 
 
 
   // DISPLAY OUTPUTS ///////////////////////////////////////////////////
 
   // DISPLAY OUTPUTS ///////////////////////////////////////////////////
 
 
 
 
 
   //assign dut.rRESULT = dut.rSIMM;   
   //assign dut.rRESULT = dut.rSIMM;   
 
 
 
 
 
 
   integer rnd;
 
   always @(posedge sys_clk_i) begin
 
   always @(posedge sys_clk_i) begin
 
 
 
 
 
 
 
      // Interrupt Monitors
 
 
 
      if (!dut.rMSR_IE) begin
 
 
 
         rnd = $random % 30;
 
 
 
         inttime = $stime + 1000 + (rnd*rnd * 10);
 
 
 
      end
 
 
 
      if ($stime > inttime) begin
 
 
 
         sys_int_i = 1;
 
 
 
         svc = 0;
 
 
 
      end
 
 
 
      if (($stime > inttime + 500) && !svc) begin
 
 
 
         $display("\n\t*** INTERRUPT TIMEOUT ***", inttime);
 
 
 
         $finish;
 
 
 
      end
 
 
 
      if (dwb_we_o & (dwb_dat_o == "RTNI")) sys_int_i = 0;
 
 
 
      if (|dut.rXCE) svc = 1;
 
 
 
 
 
      // Pass/Fail Monitors
 
      // Pass/Fail Monitors
 
      if (dwb_we_o & (dwb_dat_o == "FAIL")) begin
 
      if (dwb_we_o & (dwb_dat_o == "FAIL")) begin
 
         $display("\n\tFAIL");
 
         $display("\n\tFAIL");
 
         $finish;
 
         $finish;
 
      end
 
      end
Line 124... Line 145... 
   end // always @ (posedge sys_clk_i)
 
   end // always @ (posedge sys_clk_i)
 
 
 
 
 
 
 
 
 
   always @(posedge sys_clk_i) if (dut.gena) begin
 
   always @(posedge sys_clk_i) if (dut.gena) begin
 
      $write ("\n", ($stime/10));
 
      $write ("\n", ($stime/10));
 
      $writeh ("\tPC=", {iwb_adr_o,2'd0}, "[", iwb_dat_i, "]");
 
      $writeh ("\tPC=", {iwb_adr_o,2'd0});
 
 
 
 
 
      // DECODE
 
      // DECODE
 
      $writeh ("\t");
 
      $writeh ("\t");
 
 
 
 
 
 
 
      case (dut.bpcu.rATOM)
 
 
 
        2'o2, 2'o1: $write("/");
 
 
 
        2'o0, 2'o3: $write("\\");
 
 
 
      endcase // case (dut.bpcu.rATOM)
 
 
 
 
 
 
 
 
 
      case ({dut.rBRA, dut.rDLY})
 
      case ({dut.rBRA, dut.rDLY})
 
        2'b00: $write(" ");
 
        2'b00: $write(" ");
 
        2'b01: $write(".");
 
        2'b01: $write(".");
 
        2'b10: $write("-");
 
        2'b10: $write("-");
 
        2'b11: $write("+");
 
        2'b11: $write("+");
Line 147... Line 174... 
        6'o05: case (dut.rIMM[1:0])
 
        6'o05: case (dut.rIMM[1:0])
 
                 2'o0: $write("RSUBK");
 
                 2'o0: $write("RSUBK");
 
                 2'o1: $write("CMP");
 
                 2'o1: $write("CMP");
 
                 2'o3: $write("CMPU");
 
                 2'o3: $write("CMPU");
 
                 default: $write("XXX");
 
                 default: $write("XXX");
 
               endcase
 
               endcase // case (dut.rIMM[1:0])
 
        6'o06: $write("ADDKC");
 
        6'o06: $write("ADDKC");
 
        6'o07: $write("RSUBKC");
 
        6'o07: $write("RSUBKC");
 
 
 
 
 
        6'o10: $write("ADDI");
 
        6'o10: $write("ADDI");
 
        6'o11: $write("RSUBI");
 
        6'o11: $write("RSUBI");
Line 166... Line 193... 
        6'o21: case (dut.rALT[10:9])
 
        6'o21: case (dut.rALT[10:9])
 
                 2'o0: $write("BSRL");
 
                 2'o0: $write("BSRL");
 
                 2'o1: $write("BSRA");
 
                 2'o1: $write("BSRA");
 
                 2'o2: $write("BSLL");
 
                 2'o2: $write("BSLL");
 
                 default: $write("XXX");
 
                 default: $write("XXX");
 
               endcase
 
               endcase // case (dut.rALT[10:9])
 
        6'o22: $write("IDIV");
 
        6'o22: $write("IDIV");
 
 
 
 
 
        6'o30: $write("MULI");
 
        6'o30: $write("MULI");
 
        6'o31: case (dut.rALT[10:9])
 
        6'o31: case (dut.rALT[10:9])
 
                 2'o0: $write("BSRLI");
 
                 2'o0: $write("BSRLI");
 
                 2'o1: $write("BSRAI");
 
                 2'o1: $write("BSRAI");
 
                 2'o2: $write("BSLLI");
 
                 2'o2: $write("BSLLI");
 
                 default: $write("XXX");
 
                 default: $write("XXX");
 
               endcase
 
               endcase // case (dut.rALT[10:9])
 
        6'o33: $write("GETPUT");
 
        6'o33: $write("GETPUT");
 
 
 
 
 
        6'o40: $write("OR");
 
        6'o40: $write("OR");
 
        6'o41: $write("AND");
 
        6'o41: $write("AND");
 
        6'o42: if (dut.rRD == 0) $write("   "); else $write("XOR");
 
        6'o42: if (dut.rRD == 0) $write("   "); else $write("XOR");
 
        6'o43: $write("ANDN");
 
        6'o43: $write("ANDN");
 
        6'o44: $write("SRX");
 
        6'o44: case (dut.rIMM[6:5])
 
 
 
                 2'o0: $write("SRA");
 
 
 
                 2'o1: $write("SRC");
 
 
 
                 2'o2: $write("SRL");
 
 
 
                 2'o3: if (dut.rIMM[0]) $write("SEXT16"); else $write("SEXT8");
 
 
 
               endcase // case (dut.rIMM[6:5])
 
 
 
 
 
        6'o45: $write("MOV");
 
        6'o45: $write("MOV");
 
        6'o46: $write("BRX");
 
        6'o46: case (dut.rRA[3:2])
 
 
 
                 3'o0: $write("BR");
 
 
 
                 3'o1: $write("BRL");
 
 
 
                 3'o2: $write("BRA");
 
 
 
                 3'o3: $write("BRAL");
 
 
 
               endcase // case (dut.rRA[3:2])
 
 
 
 
 
        6'o47: case (dut.rRD[2:0])
 
        6'o47: case (dut.rRD[2:0])
 
                 3'o0: $write("BEQ");
 
                 3'o0: $write("BEQ");
 
                 3'o1: $write("BNE");
 
                 3'o1: $write("BNE");
 
                 3'o2: $write("BLT");
 
                 3'o2: $write("BLT");
 
                 3'o3: $write("BLE");
 
                 3'o3: $write("BLE");
Line 200... Line 239... 
        6'o50: $write("ORI");
 
        6'o50: $write("ORI");
 
        6'o51: $write("ANDI");
 
        6'o51: $write("ANDI");
 
        6'o52: $write("XORI");
 
        6'o52: $write("XORI");
 
        6'o53: $write("ANDNI");
 
        6'o53: $write("ANDNI");
 
        6'o54: $write("IMMI");
 
        6'o54: $write("IMMI");
 
        6'o55: $write("RTXI");
 
        6'o55: case (dut.rRD[1:0])
 
        6'o56: $write("BRXI");
 
                 2'o0: $write("RTSD");
 
 
 
                 2'o1: $write("RTID");
 
 
 
                 2'o2: $write("RTBD");
 
 
 
                 default: $write("XXX");
 
 
 
               endcase
 
 
 
        6'o56: case (dut.rRA[3:2])
 
 
 
                 3'o0: $write("BRI");
 
 
 
                 3'o1: $write("BRLI");
 
 
 
                 3'o2: $write("BRAI");
 
 
 
                 3'o3: $write("BRALI");
 
 
 
               endcase // case (dut.rRA[3:2])
 
        6'o57: case (dut.rRD[2:0])
 
        6'o57: case (dut.rRD[2:0])
 
                 3'o0: $write("BEQI");
 
                 3'o0: $write("BEQI");
 
                 3'o1: $write("BNEI");
 
                 3'o1: $write("BNEI");
 
                 3'o2: $write("BLTI");
 
                 3'o2: $write("BLTI");
 
                 3'o3: $write("BLEI");
 
                 3'o3: $write("BLEI");
Line 227... Line 276... 
        6'o74: $write("SBI");
 
        6'o74: $write("SBI");
 
        6'o75: $write("SHI");
 
        6'o75: $write("SHI");
 
        6'o76: $write("SWI");
 
        6'o76: $write("SWI");
 
 
 
 
 
        default: $write("XXX");
 
        default: $write("XXX");
 
      endcase // case (rOPC)
 
      endcase // case (dut.rOPC)
 
 
 
 
 
      case (dut.rOPC[3])
 
      case (dut.rOPC[3])
 
        1'b1: $writeh("\tr",dut.rRD,", r",dut.rRA,", h",dut.rIMM);
 
        1'b1: $writeh("\tr",dut.rRD,", r",dut.rRA,", h",dut.rIMM);
 
        1'b0: $writeh("\tr",dut.rRD,", r",dut.rRA,", r",dut.rRB,"  ");
 
        1'b0: $writeh("\tr",dut.rRD,", r",dut.rRA,", r",dut.rRB,"  ");
 
      endcase // case (rOPC[3])
 
      endcase // case (dut.rOPC[3])
 
 
 
 
 
 
 
 
 
      // ALU
 
      // ALU
 
      $write("\t");
 
      $write("\t");
 
      $writeh(" I=",dut.rSIMM);
 
      //$writeh(" I=",dut.rSIMM);
 
      $writeh(" A=",dut.rOPA);
 
      $writeh(" A=",dut.rOPA);
 
      $writeh(" B=",dut.rOPB);
 
      $writeh(" B=",dut.rOPB);
 
 
 
 
 
      case (dut.rMXALU)
 
      case (dut.rMXALU)
 
        3'o0: $write(" ADD");
 
        3'o0: $write(" ADD");
Line 249... Line 298... 
        3'o2: $write(" SFT");
 
        3'o2: $write(" SFT");
 
        3'o3: $write(" MOV");
 
        3'o3: $write(" MOV");
 
        3'o4: $write(" MUL");
 
        3'o4: $write(" MUL");
 
        3'o5: $write(" BSF");
 
        3'o5: $write(" BSF");
 
        default: $write(" XXX");
 
        default: $write(" XXX");
 
      endcase // case (rMXALU)      
      endcase // case (dut.rMXALU)
 
      $writeh("=h",dut.xecu.xRESULT);
 
      $writeh("=h",dut.xecu.xRESULT);
 
 
 
 
 
      // WRITEBACK
 
      // WRITEBACK
 
      $writeh("\tSR=", {dut.xecu.rMSR_C, dut.xecu.rMSR_IE}," ");
 
      $writeh("\tSR=", {dut.xecu.rMSR_BIP, dut.xecu.rMSR_C, dut.xecu.rMSR_IE, dut.xecu.rMSR_BE}," ");
 
 
 
 
 
      if (dut.regf.fRDWE) begin
 
      if (dut.regf.fRDWE) begin
 
         case (dut.rMXDST)
 
         case (dut.rMXDST)
 
           2'o2: $writeh("R",dut.rRW,"=RAM(h",dut.regf.xWDAT,")");
 
           2'o2: $writeh("R",dut.rRW,"=RAM(h",dut.regf.xWDAT,")");
 
           2'o1: $writeh("R",dut.rRW,"=LNK(h",dut.regf.xWDAT,")");
 
           2'o1: $writeh("R",dut.rRW,"=LNK(h",dut.regf.xWDAT,")");
 
           2'o0: $writeh("R",dut.rRW,"=ALU(h",dut.regf.xWDAT,")");
 
           2'o0: $writeh("R",dut.rRW,"=ALU(h",dut.regf.xWDAT,")");
 
         endcase // case (rMXDST)
 
         endcase // case (dut.rMXDST)
 
      end
 
      end
 
 
 
 
 
      // STORE
 
      // STORE
 
      if (dwb_stb_o & dwb_we_o) $writeh("RAM(",{dwb_adr_o,2'd0},")=",dwb_dat_o,":",dwb_sel_o);
 
      if (dwb_stb_o & dwb_we_o) $writeh("RAM(",{dwb_adr_o,2'd0},")=",dwb_dat_o,":",dwb_sel_o);
 
 
 
 
 
 
 
   end // if (dut.gena)
 
   end
 
 
 
 
 
 
 
 
 
 
 
   // INTERNAL WIRING ////////////////////////////////////////////////////
 
   // INTERNAL WIRING ////////////////////////////////////////////////////
 
 
 
 
 
   aeMB_edk32 #(16,16)
 
   aeMB_edk32 #(16,16)
Line 294... Line 342... 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
endmodule // testbench
 
endmodule // edk32
 
 
 
 
 
 No newline at end of file
 
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.