OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [DEV_SYBREON/] [rtl/] [verilog/] [aeMB2_aslu.v] - Diff between revs 100 and 101

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 100 Rev 101
Line 1... Line 1...
/* $Id: aeMB2_aslu.v,v 1.8 2008-01-09 19:12:59 sybreon Exp $
/* $Id: aeMB2_aslu.v,v 1.9 2008-01-09 19:17:33 sybreon Exp $
**
**
** AEMB2 INTEGER ARITHMETIC SHIFT LOGIC UNIT
** AEMB2 INTEGER ARITHMETIC SHIFT LOGIC UNIT
**
**
** Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
** Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
**
**
Line 313... Line 313...
 
 
    Implemented as a 2-stage multiplier in order to increase clock
    Implemented as a 2-stage multiplier in order to increase clock
    speed. */
    speed. */
 
 
   reg [31:0]        rRES_MUL;
   reg [31:0]        rRES_MUL;
   always @(posedge clk_i)
   always @(posedge clk_i) if (ena_i) begin
     rMUL_MA <= #1 rRES_MUL;
     rMUL_MA <= #1 rRES_MUL;
 
 
   always @(posedge clk_i)
 
     rRES_MUL <= #1 (rOPA * rOPB);
     rRES_MUL <= #1 (rOPA * rOPB);
 
   end
 
 
   /*
   /*
    BARREL SHIFTER
    BARREL SHIFTER
 
 
    This can be potentially made 2-stage if it is a
    This can be potentially made 2-stage if it is a
Line 562... Line 561...
     end // if (ena_i)
     end // if (ena_i)
 
 
endmodule // aeMB2_aslu
endmodule // aeMB2_aslu
 
 
/* $Log: not supported by cvs2svn $
/* $Log: not supported by cvs2svn $
 
/* Revision 1.8  2008/01/09 19:12:59  sybreon
 
/* multiplier issues
 
/*
/* Revision 1.7  2007/12/17 12:53:27  sybreon
/* Revision 1.7  2007/12/17 12:53:27  sybreon
/* Fixed Carry bit bug.
/* Fixed Carry bit bug.
/*
/*
/* Revision 1.6  2007/12/16 20:38:06  sybreon
/* Revision 1.6  2007/12/16 20:38:06  sybreon
/* Minor optimisations.
/* Minor optimisations.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.